# RICOH

# Li-ION/POLYMER 2-CELL PROTECTOR

# R5460xxxxxx SERIES

EA-165-070525

#### OUTLINE

The R5460xxxxxx Series are high voltage CMOS-based protection ICs for over-charge/discharge of rechargeable two-cell Lithium-ion (Li+) / Lithium polymer, further include a short circuit protection circuit for preventing large external short circuit current and the protection circuits against the excess discharge-current and excess charge current.

Each of these ICs is composed of six voltage detectors, a reference unit, a delay circuit, a short circuit protector, an oscillator, a counter, and a logic circuit. When the over-charge voltage threshold or excess-charge current threshold crosses the each detector threshold from a low value to a high value, the output of Cout pin switches to "L" level after internal fixed delay time. To release over-charge detector after detecting over-charge, the detector can be reset and the output of Cout becomes "H" when a kind of load is connected to VDD after a charger is disconnected from the battery pack and the cell voltage becomes lower than over-charge detector threshold. In case that a charger is continuously connected to the battery pack, if the cell voltage becomes lower than the over-charge detector threshold, over-charge state is also released.

The output of  $D_{OUT}$  pin, the output of the over-discharge detector and the excess discharge-current detector, switches to "L" level after internally fixed delay time, when discharged voltage crosses the detector threshold from a high value to a value lower than  $V_{DET2}$ .

To release over-discharge detector, after detecting over-discharge voltage, connect a charger to the battery pack, and when the battery supply voltage becomes higher than over-discharge detector threshold. In case of "A" version, when the cell voltage becomes equal or more than the released voltage from over-discharge, over-discharge detector is released.

Even if a battery is discharged to 0V, charge current is acceptable.

After detecting excess-discharge current or short current, when the load is disconnected, the excess discharged or short condition is released and DOUT becomes "H".

After detecting over-discharge voltage, supply current will be kept extremely low by halting internal circuits' operation.

When the output of Cout is "H", if V- pin level is set at -1.6V, the delay time of detector can be shortened. Especially, the delay time of the over-charge detector can be reduced into approximately 1/60 and test time for protection circuit PCB can be reduced. The output type of Cout and Dout is CMOS.

# **FEATURES**


, • •			
• Manufactured with High Voltage Tolerant Process	Tolerant Process Absolute Maximum Rating		
Low supply current	. Supply current (At no	Тур. 4.0μΑ	
	Standby current	Typ. 1.2μA	(A/D version)
		Max. 0.1μA	(B/C version)
High accuracy detector threshold	. Over-charge detector	(Topt=25°C)	±25mV
		(Topt=-5 to 55°C)	±30mV
	Over-discharge detect	or	±2.5%
	Excess discharge-curr	rent detector	±15mV
	Excess charge-curren	t detector	±40mV
• Variety of detector threshold			
Over-charge detector	threshold (A/B/C version)	4.1V-4.5V step of 0.00	)5V(VD1U/VD1L)
Over-charge detector	threshold (D version)	3.5V-4.0V step of 0.00	)5V(VD1U/VD1L)
Over-disch	narge detector threshold	2.0V-3.0V step of 0.00	)5V(VD2U/VD2L)
	Excess discharge-current thre	shold 0.05V-0.20	OV step of 0.005V
	3 options of Excess cha	arge-current threshold (	1) -0.4V ±40mV
		(2	2) -0.2V ±30mV
		(3	3) -0.1V ±30mV
Ov	er-charge released voltage	0.1V-0.4V step of 0.05V	V(VH1U/VH1L)
Ov	er-discharge released volta	age 0.2V-0.7V step of 0.1	V(VH2U/VH2L)
• Internal fixed Output delay time	. Over-charge detector Outp	ut Delay 1.0s	
	Over-discharge detect	or Output Delay	128ms
	Excess discharge-curr	rent detector Output l	Delay 12ms
	Excess charge-curren	t detector Output Del	ay 8ms
	Short Circuit detector	Output Delay	300μs
Output Delay Time Shortening Function	. At COUT is "H", if \	V- level is set at -1.6	V, the Output
	Delay time of detect	and release the ov	er-charge and
	over-discharge can	be reduced. (Dela	ay Time for
	over-charge becomes	about 1/60 of normal	state.)
0V-battery charge	. acceptable		
Ultra Small package	. SOT-23-6, PLP1820-6	3	

# **APPLICATIONS**


- ullet Li+ / Li Polymer protector of over-charge, over-discharge, excess-current for battery pack
- ullet High precision protectors for cell-phones and any other gadgets using on board Li+ / Li Polymer battery

# **BLOCK DIAGRAMS**

### A/D version



# B/C version



# **SELECTION GUIDE**


In the R5460xxxxxx Series, input threshold of over-charge, over-discharge, excess discharge current, and the package and taping can be designated.


Part Number is designated as follows:

R5460x 
$$\underline{xxxxx-xx}$$
  $\leftarrow$  Part Number   
  $\uparrow \uparrow \uparrow \uparrow \uparrow$    
  $\uparrow \downarrow \uparrow \uparrow \uparrow \uparrow$    
  $\uparrow \downarrow \uparrow \uparrow \uparrow \uparrow$ 

Code	Contents
a	Package Type N: SOT-23-6 K: PLP1820-6
b	Serial Number for the R5460 Series designating input threshold for over-charge, over-discharge, excess discharge-current detectors.
С	Designation of Output delay option of over-charge and excess discharge-current.
d	Designation of version symbols.
e	Taping Type: TR (refer to Taping Specification)

# **PIN CONFIGURATIONS**





PLP1820-6

# **PIN DESCRIPTION**

Pin No.		Symbol	Description		
SOT23-6	PLP1820-6	Symbol	Description		
1	3	Dout	Output pin of over-discharge detection, CMOS output		
2	1	Соит	Output pin of over-charge detection, CMOS output		
3	2	V-	Pin for charger negative input		
4	6	VC	Input Pin of the center voltage between two-cell		
5	5	$V_{\mathrm{DD}}$	Power supply pin, the substrate voltage level of the IC.		
6	4	Vss	Vss pin. Ground pin for the IC		

# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Item	Ratings	Unit
$V_{\mathrm{DD}}$	Supply voltage	-0.3 to 12	V
	Input Voltage		
Vc	Center pin voltage between two-cell	Vss -0.3 to Vdd+0.3	V
V-	Charger negative input V- pin	Vdd -30 to Vdd+0.3	
	Output voltage		
VCout	Cout pin	V <sub>DD</sub> -30 to V <sub>DD</sub> +0.3	V
$VD_{OUT}$	Dout pin	Vss -0.3 to Vdd +0.3	V
PD	Power dissipation	150	mW
Topt	Operating temperature range	-40 to 85	°C
Tstg	Storage temperature range	-55 to 125	°C

# **ELECTRICAL CHARACTERISTICS**

R5460X2XXAA version

Unless otherwise specified, Topt= $25^{\circ}$ C

Symbol	Item	Conditions	Min.	Тур.	Max.	Unit
$V_{\rm DD1}$	Operating input voltage	Voltage defined as V <sub>DD</sub> -V <sub>SS</sub>	1.5		10.0	V
Vst	Minimum operating Voltage for OV charging *Note 1	Voltage defined as VDD-V-VDD-Vss=0V			1.8	V
V <sub>DET1U</sub>	CELL1 Over-charge threshold	Detect rising edge of supply voltage R1=330 $\Omega$ R1=330 $\Omega$ (Topt=-5 to 55°C)*Note3	VDET1U-0.025 VDET1U-0.030	VDET1U VDET1U	VDET1U+0.025 VDET1U+0.030	V V
V <sub>REL1U</sub>	CELL1 Over-charge released voltage	R1=330Ω	$V_{REL1U}$ -0.050	$V_{REL1U}$	$V_{\text{REL}_{1U}}+0.050$	V
tV <sub>DET1</sub>	Output delay of over-charge	VDD=3.5V to 4.5V,V <sub>C</sub> -V <sub>SS</sub> =3.5V	0.7	1.0	1.3	S
tV <sub>REL1</sub>	Output delay of release from over-charge	VDD=4.5V to 3.5V, V <sub>C</sub> -V <sub>SS</sub> =3.5V	11	16	21	ms
V <sub>DET1L</sub>	CELL2 Over-charge detector threshold	Detect rising edge of supply voltage $R1=330\Omega$ R1=330 $\Omega$ (Topt=-5 to 55°C)*Note3	VDET1L-0.025 VDET1L-0.030	VDET1L VDET1L	VDET1L+0.025 VDET1L+0.030	V V
$V_{REL1L}$	CELL2 Over-charge released voltage	R1=330Ω	$V_{REL1L}$ -0.05	$V_{REL1L}$	V <sub>REL1L</sub> +0.05	V
$V_{ m DET2U}$	CELL1 Over-discharge threshold	Detect falling edge of supply voltage	$V_{DET2U} \times 0.975$	$V_{\rm DET2U}$	$V_{DET2U} \times 1.025$	V
V <sub>REL2U</sub>	CELL1 Released Voltage from Over-discharge	Detect rising edge of supply voltage	$V_{REL2U} \times 0.975$	V <sub>REL2U</sub>	$V_{REL2U} \times 1.025$	V
$tV_{DET2}$	Output delay of over-discharge	$V_{DD}$ - $V_{C}$ =3.5V to 2.2V $V_{C}$ - $V_{SS}$ =3.5V	89	128	167	ms
tV <sub>REL2</sub>	Output delay of release from over-discharge	VDD-VC=2.2V to 3.5V, VC-V <sub>SS</sub> =3.5V	0.7	1.2	1.7	ms
V <sub>DET2L</sub>	CELL2 Over-discharge threshold	Detect falling edge of supply voltage	$V_{DET2L} \times 0.975$	$V_{\text{DET2L}}$	$V_{DET2L} \times 1.025$	V
V <sub>REL2L</sub>	CELL2 Released Voltage from Over-discharge	Detect rising edge of supply voltage	$V_{REL2L} \times 0.975$	VREL2L	V <sub>REL2L</sub> ×1.025	V
$V_{\rm DET3}$		Detect rising edge of 'V-' pin voltage	V <sub>DET3</sub> -0.015	V <sub>DET3</sub>	V <sub>DET3</sub> +0.015	V
tV <sub>DET3</sub>	Output delay of excess discharge cur- rent	VDD-VC=VC-VSS=3.5V, V-=0V to 0.5V	8	12	16	ms
tV <sub>REL3</sub>	Output delay of release from excess discharge-current	VDD-VC= $V_C$ -Vss=3.5V, V-=3V to 0V	0.7	1.2	1.7	ms
V <sub>DET4</sub>	Excess charge-current threshold	Detect falling edge of 'V-' pin voltage	-0.44 -0.23 -0.13	-0.40 -0.20 -0.10	-0.36 -0.17 -0.07	V
tV <sub>DET4</sub>	Output delay of excess charge-current	VDD-VC=VC-VSS=3.5V, V-=0V to -1V	5	8	11	ms
	Output delay of release from excess charge-current	VDD-VC=VC-VSS=3.5V, V-=-1V to 0V	0.7	1.2	1.7	ms
Vshort	Short protection voltage	$V_{DD-VC}=V_{C}-V_{SS}=3.5V$	0.6	1.0	1.4	V
	Output Delay of Short protection	VDD-VC=V <sub>C</sub> -V <sub>SS</sub> =3.5V, V-=0V to 7V	230	300	500	μs
Rshort	Reset resistance for Excess discharge-current protection	V <sub>DD</sub> =7.2V, V-=1V	25	40	75	kΩ
V <sub>DS</sub>	Delay Shortening Mode input voltage	VDD-VC=V <sub>C</sub> -V <sub>SS</sub> =4.4V	-2.2	-1.6	-1.0	V
V <sub>OL1</sub>	Nch ON voltage of Cout	Iol=50μA Vdd-Vc=Vc-Vss=4.5V		0.4	0.5	V
Vон1	Pch ON voltage of Cout	Ioh=-50μA Vdd-Vc=Vc-Vss=3.9V	6.8	7.4		V
V <sub>OL2</sub>	Nch ON voltage of Dout	Iol=50μA Vdd-Vc=Vc-Vss=2.0V		0.2	0.5	V
V <sub>OH2</sub>	Pch ON voltage of Dout	$\begin{array}{l} Ioh\text{=-}50\mu\text{A},\\ V\text{DD-}V\text{c}\text{=-}V_\text{C}V_\text{SS}\text{=-}3.9V \end{array}$	6.8	7.4		V
Idd	Supply current	$V_{DD}-V_{C}=V_{C}-V_{SS}=3.9V$		4.0	8.0	μΑ
Is	Standby current	$V_{DD}$ - $V_{C}$ = $V_{C}$ - $V_{SS}$ = $2V$		1.2	2.0	μA
	. J				1	

\*Note: We compensate for this characteristic related to temperature by laser-trim, however, this specification is guaranteed by design, not production tested.

### R5460X2XXAB/AC version

# Unless otherwise specified, Topt=25°C

Symbol	Item	Conditions	Min.	Тур.	Max.	Unit
$V_{\rm DD1}$	Operating input voltage	Voltage defined as VDD-VSS	1.50		10.0	V
Vst	Minimum operating Voltage for 0V charging *Note 1	Voltage defined as VDD-V-VDD-Vss=0V			1.8	V
V <sub>DET1U</sub>	CELL1 Over-charge threshold	Detect rising edge of supply voltage $R1=330\Omega$ $R1=330\Omega$ (Topt=-5 to 55°C)*Note3	VDET1U-0.025 VDET1U-0.030	VDET1U VDET1U	VDET1U+0.025 VDET1U+0.030	V V
$V_{\text{REL1U}}$	CELL1 Over-charge released voltage	R1=330Ω	V <sub>REL1U</sub> -0.05	$V_{\text{REL1U}}$	V <sub>REL1U</sub> +0.05	V
$tV_{\text{DET1}}$	Output delay of over-charge	VDD=3.5V to 4.5V,V <sub>C</sub> -V <sub>SS</sub> =3.5V	0.7	1.0	1.3	S
$tV_{\text{REL1}}$	Output delay of release from over-charge	VDD=4.5V to 3.5V, V <sub>C</sub> -V <sub>SS</sub> =3.5V	11	16	21	ms
V <sub>DET1L</sub>	CELL2 Over-charge detector threshold	Detect rising edge of supply voltage $R1=330\Omega$ $R1=330\Omega$ (Topt=-5 to 55°C)*Note3	VDET1L-0.025 VDET1L-0.030	VDET1L VDET1L	VDET1L+0.025 VDET1L+0.030	V V
$V_{\text{REL1L}}$	CELL2 Over-charge released voltage	R1=330Ω	$V_{\text{REL1L}}$ -0.050	$V_{\text{REL}_{1L}}$	V <sub>REL1L</sub> +0.050	V
$V_{ m DET2U}$	CELL1 Over-discharge threshold	Detect falling edge of supply voltage	$V_{DET2U} \times 0.975$	V <sub>DET2U</sub>	$V_{DET2U} \times 1.025$	V
t $V$ det2	Output delay of over-discharge	V <sub>DD</sub> -V <sub>C</sub> =3.5V to 2.2V V <sub>C</sub> -V <sub>SS</sub> =3.5V	89	128	167	ms
$tV_{REL2}$	Output delay of release from over-discharge	VDD-VC=2.2V to 3.5V VC-VSS=3.5V	0.7	1.2	1.7	ms
$V_{ m DET2L}$	CELL2 Over-discharge threshold	Detect falling edge of supply voltage	$V_{DET2L} \times 0.975$	$V_{\rm DET2L}$	V <sub>DET2L</sub> ×1.025	V
V <sub>DET3</sub>	Excess discharge-current threshold	Detect rising edge of 'V-' pin voltage	V <sub>DET3</sub> -0.015	$V_{DET3}$	V <sub>DET3</sub> +0.015	V
tV <sub>DET3</sub>	Output delay of excess discharge current	VDD-VC=VC-VSS=3.5V, V-=0V to 0.5V	8	12	16	ms
tV <sub>REL3</sub>	Output delay of release from excess discharge-current	VDD-VC=VC-Vss=3.5V, V-=3V to 0V	0.7	1.2	1.7	ms
	8		-0.44	-0.40	-0.36	
$V_{\mathrm{DET4}}$	Excess charge-current threshold	Detect falling edge of 'V-' pin voltage	-0.23	-0.20	-0.17	$\mathbf{v}$
, , ,		9.19.1	-0.13	-0.10	-0.07	1
tV <sub>DET4</sub>	Output delay of excess charge-current	VDD-VC=VC-VSS=3.5V, V-=0V to -1V	5	8	11	ms
tVrel4	Output delay of release from excess charge-current	VDD-VC=VC-VSS=3.5V, V-=-1V to 0V	0.7	1.2	1.7	ms
Vshort	Short protection voltage	$V_{DD-VC}=V_{C}-V_{SS}=3.5V$	0.6	1.0	1.4	V
tshort	Output Delay of Short protection	$\begin{array}{c} V_{DD\text{-}VC} = V_{C\text{-}}V_{SS} = 3.5V, \ V\text{-=}0V \\ \text{to } 7V \end{array}$	230	300	500	μs
Rshort	Reset resistance for Excess discharge-current protection	V <sub>DD</sub> =7.2V, V-=1V	25	40	75	kΩ
Vds	Delay Shortening Mode input voltage	VDD-VC=V <sub>C</sub> -V <sub>SS</sub> =4.4V	-2.2	-1.6	-1.0	V
V <sub>OL1</sub>	Nch ON voltage of Cout	Iol=50μA Vdd-Vc=Vc-Vss=4.5V		0.4	0.5	V
V <sub>OH1</sub>	Pch ON voltage of Cout	Ioh=-50µA Vdd-Vc=Vc-Vss=3.9V	6.8	7.4		V
Vol2	Nch ON voltage of Dout	Iol=50μA Vdd-Vc=Vc-Vss=2.0V		0.2	0.5	V
V <sub>OH2</sub>	Pch ON voltage of Dout	Ioh=-50μA, Vdd-Vc=V <sub>C</sub> -V <sub>SS</sub> =3.9V	6.8	7.4		V
Idd	Supply current	V <sub>DD</sub> -V <sub>C</sub> =V <sub>C</sub> -V <sub>SS</sub> =3.9V		4.0	8.0	μΑ
Is	Standby current	$V_{DD}-V_{C}=V_{C}-V_{SS}=2V$			0.1	μΑ
	J					

\*Note: We compensate for this characteristic related to temperature by laser-trim, however, this specification is guaranteed by design, not production tested.

### R5460X2XXAD version

# Unless otherwise specified, Topt=25°C

Symbol	Item	Conditions	Min.	Typ.	Max.	Unit
$V_{\rm DD1}$	Operating input voltage	Voltage defined as VDD-VSS	1.50		10.0	V
Vst	Minimum operating Voltage for OV charging *Note 1	Voltage defined as VDD-V-VDD-VSS=0V			1.8	V
V <sub>DET1U</sub>	CELL1 Over-charge threshold	$\begin{array}{c} \text{Detect rising edge of supply voltage} \\ \text{R1=330}\Omega \\ \text{R1=330}\Omega \text{ (Topt=-5 to 55°C)}^{*\text{Note3}} \end{array}$	VDET1U-0.025 VDET1U-0.030	VDET1U VDET1U	VDET1U+0.025 VDET1U+0.030	V V
V <sub>REL1U</sub>	CELL1 Over-charge released voltage	R1=330Ω	V <sub>REL1U</sub> -0.05	V <sub>REL1U</sub>	V <sub>REL1U</sub> +0.05	V
$tV_{DET1}$	Output delay of over-charge	VDD=3.2V to 4.5V,V <sub>C</sub> -V <sub>SS</sub> =3.2V	0.7	1.0	1.3	S
$tV_{\rm REL1}$	Output delay of release from over-charge	VDD=4.5V to 3.2V, V <sub>C</sub> -V <sub>SS</sub> =3.2V	11	16	21	ms
V <sub>DET1L</sub>	CELL2 Over-charge detector threshold	Detect rising edge of supply voltage $R1=330\Omega$ R1=330 $\Omega$ (Topt=-5 to 55°C)*Note3	VDET1L-0.025 VDET1L-0.030	VDET1L VDET1L	VDET1L+0.025 VDET1L+0.030	V V
$V_{\text{REL1L}}$	CELL2 Over-charge released voltage	R1=330Ω	$V_{REL1L}$ -0.050	$V_{REL1L}$	$V_{REL1L}$ +0.050	V
$V_{ m DET2U}$	CELL1 Over-discharge threshold	Detect falling edge of supply voltage	$V_{DET2U} \times 0.975$	$V_{\rm DET2U}$	$V_{DET2U} \times 1.025$	V
V <sub>REL2U</sub>	CELL1 Released Voltage from Over-discharge	Detect rising edge of supply voltage	$V_{REL2U} \times 0.975$	V <sub>REL2U</sub>	$V_{REL2U} \times 1.025$	V
$tV_{DET2}$	Output delay of over-discharge	V <sub>DD</sub> -V <sub>C</sub> =3.2V to 2.2V V <sub>C</sub> -V <sub>SS</sub> =3.2V	89	128	167	ms
${ m tV}_{ m REL2}$	Output delay of release from over-discharge	V <sub>DD-</sub> V <sub>C</sub> =2.2V to 3.2V V <sub>C</sub> -V <sub>SS</sub> =3.2V	0.7	1.2	1.7	ms
$V_{ m DET2L}$	CELL2 Over-discharge threshold	Detect falling edge of supply voltage	$V_{DET2L} \times 0.975$	V <sub>DET2L</sub>	$V_{DET2L} \times 1.025$	V
V <sub>REL2L</sub>	CELL2 Released Voltage from Over-discharge	Detect rising edge of supply voltage	V <sub>REL2L</sub> ×0.975	VREL2L	V <sub>REL2L</sub> ×1.025	V
V <sub>DET3</sub>	Excess discharge-current threshold	Detect rising edge of 'V-' pin voltage	V <sub>DET3</sub> -0.015	V <sub>DET3</sub>	V <sub>DET3</sub> +0.015	V
tV <sub>DET3</sub>	Output delay of excess discharge current	V <sub>DD</sub> -V <sub>C</sub> =V <sub>C</sub> -V <sub>SS</sub> =3.2V, V-=0V to 0.5V	8	12	16	ms
tV <sub>REL3</sub>	Output delay of release from excess discharge-current	VDD-VC=VC-Vss=3.2V, V-=3V to 0V	0.7	1.2	1.7	ms
V <sub>DET4</sub>	Excess charge-current threshold	Detect falling edge of 'V-' pin voltage	-0.44 -0.23 -0.13	-0.40 -0.20 -0.10	-0.36 -0.17 -0.07	V
tV <sub>DET4</sub>	Output delay of excess charge-current	VDD-VC=VC-VSS=3.2V, V-=0V to -1V	5	8	11	ms
tV <sub>REL4</sub>	Output delay of release from excess charge-current	VDD-VC=VC-VSS=3.2V, V-=-1V to 0V	0.7	1.2	1.7	ms
Vshort	Short protection voltage	$V_{DD-VC}=V_{C}-V_{SS}=3.2V$	0.6	1.0	1.4	V
	Output Delay of Short protection	VDD-VC=VC-VSS=3.2V, V-=0V to 7V	230	300	500	μs
Rshort	Reset resistance for Excess discharge-current protection	VDD=6.4V, V-=1V	25	40	75	kΩ
V <sub>DS</sub>	Delay Shortening Mode input voltage	VDD-VC=V <sub>C</sub> -V <sub>SS</sub> =4.0V	-2.2	-1.6	-1.0	V
V <sub>OL1</sub>	Nch ON voltage of Cout	Iol=50μA Vdd-Vc=Vc-V <sub>SS</sub> =4.5V		0.4	0.5	V
Vон1	Pch ON voltage of Cout	Ioh=-50μA Vdd-Vc=Vc-Vss=3.2V	6.8	7.4		V
V <sub>OL2</sub>	Nch ON voltage of Dout	Iol=50μA Vdd-Vc=Vc-Vss=2.0V		0.2	0.5	V
V <sub>OH2</sub>	Pch ON voltage of Dout	$ \begin{array}{l} Ioh{=}\text{-}50\mu\text{A}, \\ V_{\text{DD-}}V_{\text{C}}{=}V_{\text{C}}{-}V_{\text{SS}}{=}3.2V \end{array} $	6.8	7.4		V
$I_{\mathrm{DD}}$	Supply current	$V_{DD-}V_{C}=V_{C}-V_{SS}=3.2V$		4.0	8.0	μΑ
Is	Standby current	$V_{DD}-V_{C}=V_{C}-V_{SS}=2V$		1.2	2.0	μA

\*Note: We compensate for this characteristic related to temperature by laser-trim, however, this specification is guaranteed by design, not production tested.

# **OPERATION**

### • VDET1U, VDET1L / Over-Charge Detectors

The VDET1U and VDET1L monitor the voltage between  $V_{DD}$  pin and  $V_{C}$  pin (the voltage of Cell1) and the voltage between  $V_{C}$  pin and  $V_{SS}$  pin (the voltage of Cell2), if either voltage becomes equal or more than the over-charge detector threshold, the over-charge is detected, and an external charge control Nch MOSFET turns off with  $C_{OUT}$  pin being at "L" level.

VDET1U is the detector of Cell1, and the VDET1L is the detector of Cell2.

To reset the over-charge and make the Cout pin level to "H" again after detecting over-charge, in such conditions that a time when the both Cell1 and Cell2 are down to a level lower than over-charge voltage, by connecting a kind of load to VDD after disconnecting a charger from the battery pack. Then, the output voltage of Cout pin becomes "H", and it makes an external Nch MOSFET turn on, and charge cycle is available. In other words, once over-charge is detected, even if the supply voltage becomes low enough, if a charger is continuously connected to the battery pack, recharge is not possible. Therefore this over-charge detector has no hysteresis. To judge whether or not load is connected, the built-in excess-discharge current detector is used. By connecting some load, V- pin voltage becomes equal or more than excess-discharge current detector threshold, and reset the over-charge detecting state.

Further, either or both voltage of Cell1 and Cell2 is higher than the over-charge detector threshold, if a charger is removed and some load is connected, COUT outputs "L", however, load current can flow through the parasitic diode of the external charge control Nch MOSFET. After that, when the VDD pin voltage becomes lower than the over-charge detector threshold, COUT becomes "H".

Internal fixed output delay times for over-charge detection and release from over-charge exist. If either or both of the voltage of Cell1 or Cell2 keeps its level more than the over-charge detector threshold, and output delay time passes, over-charge voltage is detected. Even when the voltage of Cell1 or Cell2 pin level becomes equal or higher level than VDETI if these voltages would be back to a level lower than the over-charge detector threshold within a time period of the output delay time, the over-charge is not detected. Besides, after detecting over-charge, while the both of Cell1 and Cell2 voltages are lower than the over-charge detector threshold, even if a charger is removed and a load is connected, if the voltage is recovered within output delay time of release from over-charge, over-charge state is not released.

A level shifter incorporated in a buffer driver for the Cout pin makes the "L" level of Cout pin to the V - pin voltage and the "H" level of Cout pin is set to VDD voltage with CMOS buffer.

### • VDET2U, VDET2L / Over-Discharge Detectors

The VDET2U and VDET2L monitor the voltage between  $V_{\text{DD}}$  pin and VC pin (Cell1 voltage) and the voltage between VC pin and VSS pin (Cell2 Voltage). When either of the cell1 or cell2 voltage becomes equal or less than the over-discharge detector threshold, the over-discharge is detected and discharge

stops by the external discharge control Nch MOSFET turning off with the Dout pin being at "L" level.

To reset the over-discharge detector, if both voltages of Cell1 and Cell2 are equal or lower than the over-discharge detector threshold, a charge current flows through the parasitic diode of the external MOSFET. Then, when the VDD voltage becomes higher than the over-discharge detector threshold, DOUT becomes "H" and the external MOSFET turns on and discharge will be possible. After connecting a charger, if both voltages of cell1 and cell2 are higher than over-discharge detector threshold, DOUT becomes "H" immediately. In the case of A version, even if a charger is not connected, when the Cell1 and Cell2 voltages become equal or more than the released voltage from over-discharge, the over-discharge is released and the voltage of the DOUT pin becomes "H". Therefore, the over-discharge detector of A version has some hysterisis.

When a cell voltage equals to zero, if the voltage of a charger is equal or more than OV-charge minimum voltage (Vst), Cout pin becomes "H" and a system is allowable to charge.

The output delay time for over-discharge detect is fixed internally. Even if the voltage of Cell1 or Cell2 is down to equal or lower than the over-discharge detector threshold, if the voltage of Cell1 or Cell2 would be back to a level higher than the over-discharge detector threshold within a time period of the output delay time, the over-discharge is not detected. Output delay time for release from over-discharge is also set.

After detecting over-discharge, supply current would be reduced and be into standby by halting unnecessary circuits and consumption current of the IC itself is made as small as possible.

The output type of  $D_{\text{OUT}}$  pin is CMOS having "H" level of  $V_{\text{DD}}$  and "L" level of  $V_{\text{SS}}$ .

#### • VDET3 /Excess discharge-current Detector, Short Circuit Protector

Both of the excess current detector and short circuit protection can work when the both of control FETs are in "ON" state.

When the V- pin voltage is up to a value between the short protection voltage Vshort /Vdd and excess discharge-current threshold Vdet3, VDET3 operates and further soaring of V- pin voltage higher than Vshort makes the short circuit protector enabled. This leads the external discharge control Nch MOSFET turns off with the Dout pin being at "L" level.

An output delay time for the excess discharge-current detector is internally fixed.

A quick recovery of V- pin level from a value between Vshort and Vdet3 within the delay time keeps the discharge control FET staying "H" state. Output delay time for Release from excess discharge-current detection is also set.

When the short circuit protector is enabled, the Dout would be "L" and the delay time is also set.

The V - pin has a built-in pull-down resistor to the Vss pin, that is, the resistance to release from excess-discharge current.

After an excess discharge-current or short circuit protection is detected, removing a cause of excess discharge-current or external short circuit makes an external discharge control FET to an "ON" state

automatically with the V- pin level being down to the Vss level through the built-in pulled down resistor. The reset resistor of excess discharge-current is off at normal state. Only when detecting excess discharge-current or short circuit, the resistor is on.

Output delay time of excess discharge-current is set shorter than the delay time for over-discharge detector. Therefore, if VDD voltage would be lower than VDET2 at the same time as the excess discharge-current is detected, the R5460xxxxxx is at excess discharge-current detection mode. By disconnecting a load, VDET3 is automatically released from excess discharge-current.

#### • VDET4/ Excess charge-current detector

When the battery pack is chargeable and discharge is also possible, VDET4 senses V- pin voltage. For example, in case that a battery pack is charged by an inappropriate charger, an excess current flows, then the voltage of V- pin becomes equal or less than excess charge-current detector threshold. Then, the output of Cout becomes "L", and prevents from flowing excess current in the circuit by turning off the external Nch MOSFET.

Output delay of excess charge current is internally fixed. Even the voltage level of V- pin becomes equal or lower than the excess charge-current detector threshold, the voltage is higher than the VDET4 threshold within the delay time, the excess charge current is not detected. Output delay for the release from excess charge current is also set.

VDET4 can be released with disconnecting a charger and connecting a load.

#### • DS (Delay Shorten) function

Output delay time of over-charge, over-discharge, and release from those detecting modes can be shorter than those setting value by forcing equal or less than the delay shortening mode voltage to V-pin when the COUT is "H".

#### • Operation against 2-Cell Unbalance

A/D version: If one of the cells detects over-charge and the output of Cout becomes "L" and keeps the status, even if the other cell detects over-charge or over-discharge or short, the over-charge status is maintained and the output of Cout keeps "L". If one of the cell detects over-charge and the output of Cout becomes "L", the other cell detects over-discharge and the former cell is released from over-charge, after the delay time of the released from over-charge, the output of Cout becomes "H", and after the delay time of detecting over-discharge, the output of Dout becomes "L". After detecting over-discharge, A version halts internal unnecessary circuits and be into the standby mode. (Supply current Max. 2.0µA)

B version: If one of the cells detects over-charge and the output of Cout becomes "L" and keeps the status, even if the other cell detects over-charge or over-discharge or short, the over-charge status is maintained and the output of Cout keeps "L". If one of the cells detects over-discharge and the output of Dout becomes "L", even if the other cell detects over-charge, the former cell also detects over-discharge, therefore, the output of Dout keeps "L". After detecting over-discharge, B version


halts internal unnecessary circuits and becomes into the standby mode. (Supply current Max.  $0.1\mu A$ ).

C version: If one of the cells detect over-charge, and when the COUT becomes "L", even if the other cell would detect over-discharge or short, the over-charge detector will be dominant and COUT keeps the "L" level. If one of the cell detects the over-discharge, and when the DOUT becomes "L", in case that a charger is connected to the battery pack and the other cell detects over-charge, the internal counter will start and after the delay time of over-discharge detector, DOUT will become "H". After the delay time of over-charge release from when the internal counter starts, COUT will be "L". If the over-discharge is detected, internal unnecessary circuits will be cut off and the standby mode will be realized. (Standby current Max.  $0.1\mu$ A)

In any versions, the external FETs do not turn off at the same time.


# **TIMING CHART**

(1) Timing diagram of Over-charge, Excess charge current




# (2) Over-discharge, Excess discharge current, Short circuit

# AA/ADversion




# AB/AC version



# (3) Operation with unbalanced cells

# AC version



# R1 330 Ω C1 O.1 μ F VC R5460 Vss Dout Cout C3 0.01 μ F R3 IKΩ

# TYPICAL APPLICATION AND TECHNICAL NOTES

### **TECHNICAL NOTES**

R1, R2, C1 and C2 stabilize a supply voltage to the R5460xxxxxx. A recommended R1, R2 value is less than  $1k\Omega$ .

A larger value of R1 and R2 makes the detection voltage shift higher because of some conduction current in the R5460xxxxxx.

To stabilize the operation, the value of C1 and C2 should be equal or more than  $0.01\mu F$ .

R1 and R3 can operate also as parts for current limit circuit against reverse charge or applying a charger with excess charging voltage beyond the absolute maximum rating of the R5460xxxxx, the battery pack. Small value of R1 and R3 may cause over-power consumption rating of power dissipation of the R5460xxxxx. Thus, the total value of 'R1+R3' should be equal or more than  $1k\Omega$ .


If R3 value is set too large, after detecting over-discharge, release operation by connecting a charger may be impossible, our recommendation value as R3 is  $3k\Omega$  or less.


To stabilize the operation of the IC, use  $0.01\mu F$  or more capacitor as C3.

The typical application circuit diagram is just an example. This circuit performance largely depends on the PCB layout and external components. In the actual application, fully evaluation is necessary. Over-voltage and the over current beyond the absolute maximum rating should not be forced to the protection IC and external components.

Ricoh cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Ricoh product. If technical notes are not complied with the circuit which is used Ricoh product, Ricoh is not responsible for any damages and any accidents.

# **TEST CIRCUITS**





#### Typical Characteristics were obtained with using those above circuits:

Test Circuit A: Part1: Typical characteristics 1)

Test Circuit B: Part1: Typical characteristics 2) 4) 6) 7)

Test Circuit C: Part1: Typical characteristics 3) 5)

Test Circuit D: Part1: Typical characteristics 8) 10) 12) 13)

Test Circuit E: Part1: Typical characteristics 9) 11)

Test Circuit F: Part1: Typical characteristics 14) 15) 16) 17) 18) 19)

Test Circuit G: Part1: Typical characteristics 20) 21) 22) 23)


Test Circuit H: Part1: Typical characteristics 24)
Test Circuit I: Part1: Typical characteristics 25)


Test Circuit J: Part1: Typical characteristics 26)

Test Circuit K: Part1: Typical characteristics 27)
Test Circuit L: Part1: Typical characteristics 28) 29) 30)

# TYPICAL CHARACTERISTICS (Part 1)

1) Minimum Operating Voltage for 0V Cell Charging 2) Over-charge voltage threshold (Cell1) vs. Temperature R5460x201AB R5460x201AB







3) Over-Charge Voltage Threshold (Cell2) vs. Temperature

4)Release Voltage from Over-charge (Cell1) vs. Temperature

## R5460x201AB




## R5460x201AB




Release Voltage from Over-charge (Cell2) vs. Temperature






Output Delay of Over-charge Detector vs. Temperature

R5460x201AB




Output Delay of Release from Over-charge vs. Temperature

R5460x201AB




Over-discharge Detector Threshold (Cell1) vs. Temperature R5460x201AB




Over-discharge Detector Threshold (Cell2) vs. Temperature

R5460x201AB




10) Release Voltage from Over-discharge (Cell1) vs. Temperature


R5460x202AA




11) Release Voltage from Over-discharge (Cell2) vs. Temperature




12) Output Delay Time for Over-discharge vs. Temperature




R5460x201AB




13) Output Delay of Release from Over-discharge vs. Temperature 14) Excess discharge Current Detector Threshold vs. Temperature R5460x201AB




Output Delay Time for Excess discharge-current Detector vs. Temperature




Output Delay for Release from Excess discharge-current vs. Temperature





17) Short Detector Voltage Threshold vs. Temperature 18) Output Delay for Short Detector vs. Temperature R5460x201AB R5460x201AB







- Release resistance from Excess-discharge current vs. Temperature
- 20) Excess-charge current Detector Threshold vs. Temperature






21) Output Delay Time of Excess-charge current Detector Threshold 22) Output Delay Time for Release from Excess-charge current vs. vs. Temperature Temperature







# 23) Delay Shortening Mode Voltage vs. Temperature R5460x201AB




# 24) Nch ON Voltage of $C_{\text{OUT}}$ vs. Temperature R5460x201AB




# 25) Pch ON Voltage of Cout vs. Temperature **R5460x201AB**




# 26) Nch ON Voltage of DOUT vs. Temperature **R5460x201AB**




27) Pch ON Voltage of DOUT vs. Temperature




28) Supply Current vs. Temperature




29) Standby Current vs. Temperature (Ver. A.)




30) Standby Current vs. Temperature (Ver. B.)




Part 2 Delay Time dependence on V<sub>DD</sub>







2) Delay Time for Release from Over-charge vs. VDD




3) Output Delay of Over-discharge detector vs.  $\ensuremath{V_{\text{DD}}}$ 




4) Output Delay for Release from Over-discharge vs. VDD




5) Output Delay for Excess Discharge Current vs.  $V_{\text{DD}}$ 




6) Output Delay for Release from Excess Discharge Current Detect vs. V<sub>DD</sub>




7) Delay Time for Excess Charge Current Detector vs.  $V_{\text{DD}}$ 




8) Delay Time for release from Excess charge current detect vs.  $V_{\text{DD}}$ 




9) Output Delay for Short vs. VDD




Part 3 Supply Current dependence on V<sub>DD</sub>




# Supply Current vs. VDD




Part 4 Over-charge detector, Release voltage from Over-charge, Over-discharge detector, Release voltage from Over-discharge dependence on External Resistance value





# Over-charge Detector Threshold / Released Voltage from Over-discharge vs. R1






#### Over-discharge / Released from Over-charge Threshold vs. R1





Part 5 Charger Voltage at Released from Over-discharge with a Charger dependence on R2

Test Circuit



Charger Voltage at Release from Over-discharge with a charger vs. R2



