3. S3C1860

## DESCRIPTION

S3C1860, a 4-bit single-chip CMOS microcontroller, consists of the reliable SMCS-51 CPU core with on-chip ROM and RAM.

The S3C1860 is the microcontroller which has 1024 bytes mask-programmable ROM.
The S3P1860 is the microcontroller which has 1024 bytes one-time-programmable EPROM. In the S3P1860, the oscillator frequency divide option is not offered and Fosc/8 is only used for the system clock (fxx).

It provides 6 input pins and 9 output pins. Auto reset circuit generates reset pulse every certain period, and every halt mode termination time. The S3C1860 microcontroller has been designed for use in small system control applications that require a low-power, cost -sensitive design solution. In addition, the S3C1860 has been optimized for remote control transmitter and has built-in Transistor for I.R.LED drive.

## FEATURES

## ROM Size

- 1,024 bytes


## RAM Size

- 32 nibbles


## Instruction Set

- 39 instructions


## Instruction Cycle Time

- $\quad 13.2 \mu \mathrm{sec}$ at $\mathrm{fxx}=455 \mathrm{kHz}$


## Input Ports

- One 4-bit, One 2-bit ports


## Output Ports

- One 4-bit, Five 1-bit ports


## Built-in Oscillator

- Crystal/Ceramic resonator


## Built-in Reset Circuit

- Oscillation Start and Reset (OSR) circuit
- Auto-Reset circuit for generating reset pulse every $13.1072 / \mathrm{fxx}$ ( 288 ms at $\mathrm{fxx}=455 \mathrm{kHz}$ )
- Reset circuit with HALT mode releasing


## Four Transmission Frequencies

- $\quad \mathrm{fxx} / 12$ ( $1 / 4$ duty), $\mathrm{fxx} / 12$ ( $1 / 3$ duty), $\mathrm{fxx} / 8$ (1/2 duty), and no-carrier frequency


## Built-in Transistor for I.R.LED Drive

- $\mathrm{I}_{\mathrm{OL} 1}: 280 \mathrm{~mA}$ (typical) at $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$


## Supply Voltage

- 1.8 V-3.6 V ( $250 \mathrm{kHz} \leq \mathrm{f}_{\mathrm{OSC}} \leq 3.9 \mathrm{MHz}$ )
2.2 V-3.6 V (3.9 MHz < $\left.\mathrm{f}_{\mathrm{OSC}} \leq 6 \mathrm{MHz}\right)$


## Power Consumption

- Halt mode: $1 \mu \mathrm{~A}$ (maximum)
- Normal mode: 0.5 mA (typical)


## Operating temperature

- $-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$


## Package Type

- 20 DIP, 20 SOP


## Oscillator Frequency divide select

- Mask Option : $\mathrm{fxx}=\mathrm{f}_{\mathrm{OSC}}$ or $\mathrm{f}_{\mathrm{OSC}} / 8$


## Oscillation Start and Reset (OSR) circuit

- A system reset pulse occurs when the chip is in non-operating voltage with oscillation.


## BLOCK DIAGRAM



Figure 3-1. Block diagram

## PIN CONFIGURATION (20 DIP, 20 SOP)



Figure 3-2. Pin Configuration (20 DIP, 20 SOP)

Table 3-1. Pin Description

| Pin <br> Name | Pin <br> Number | Pin <br> Type | Description <br> Type |  |
| :--- | :--- | :---: | :--- | :---: |
| P0.0-P0.3 | $4,5,6,7$ | Input | 4-bit input port when P2.13 is low | A |
| P1.0-P1.1 | 8,9 | Input | 2-bit input port when P2.13 is high | A |
| P2.0/REM | 19 | Output | 1-bit individual output for remote carrier <br> frequency (1) | B |
| P2.2-P2.4 | $16,15,14$ | Output | 1-bit individual output port | C |
| P2.1 | 17 |  |  | D |
| P3.0-P3.3 | $13,12,11,10$ | Output | 4-bit parallel output port | C |
| TEST | 18 | Input | Input pin for test (Normally connected to $\mathrm{V}_{\text {SS }}$ ) | - |
| $\mathrm{X}_{\mathrm{I}}$ | 2 | Input | Oscillation clock input | - |
| $\mathrm{X}_{\mathrm{O}}$ | 3 | Output | Oscillation clock output | - |
| $\mathrm{V}_{\mathrm{DD}}$ | 20 | - | Power supply | - |
| $\mathrm{V}_{\mathrm{SS}}$ | 1 | - | Ground | - |

## NOTES:

1. The carrier can be selected by software as $\mathrm{fxx} / 12$ ( $1 / 3$ duty), $\mathrm{fxx} / 12$ ( $1 / 4$ duty), $\mathrm{fxx} / 8$ ( $1 / 2$ duty), or no-carrier frequency.
2 Package type can be selected as 20 DIP, or 20 SOP in the ordering sheet.

## I/O CIRCUIT SCHEMATICS



Figure 3-3. I/O Circuit Type A


Figure 3-5. I/O Circuit Type C


Figure 3-4. I/O Circuit Type B


Figure 3-6. I/O Circuit Type D

Table 3-2. Absolute Maximum Ratings

| Parameters | Symbols | Ratings | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to 6 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{I}}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output Voltage | $\mathrm{V}_{\mathrm{O}}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Soldering Temperature | $\mathrm{T}_{\mathrm{SLD}}$ | $260(10 \mathrm{sec})$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\mathrm{STG}}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |

Table 3-3. DC Characteristics
$\left(\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Parameters |  | Symbols | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage ${ }^{\text {(*NOTE) }}$ |  | $V_{D D}$ | $250 \mathrm{kHz} \leq \mathrm{fosc} \leq 3.9 \mathrm{MHz}$ | 1.8 | 3.0 | 3.6 | V |
|  |  | $3.9 \mathrm{MHz}<\mathrm{f}_{\text {OSC }} \leq 6 \mathrm{MHz}$ | 2.2 | 3.0 | 3.6 |  |
| Operating Temperature |  |  | T ${ }_{\text {A }}$ | - | -20 | - | 85 | ${ }^{\circ} \mathrm{C}$ |
| High-Level Input Voltage |  | $\mathrm{V}_{\mathrm{HH} 1}$ | All input pins except $X_{\text {IN }}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{H} 2}$ | $\mathrm{X}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{DD}}-0.3$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Low-Level Input Voltage |  | $\mathrm{V}_{\text {IL1 }}$ | All input pins except $X_{\text {IN }}$ | 0 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{IL} 2}$ | $\mathrm{X}_{\text {IN }}$ | 0 | - | 0.3 | V |
| Low-Level Output Current P2.0 |  | $\mathrm{I}_{\mathrm{OL1}}$ | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | 200 | 280 | 320 | mA |
|  |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | 240 | 320 | 360 |  |
| Low-Level <br> Output <br> Current | P3 Output |  | $\mathrm{I}_{\text {OL2 }}$ | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | 0.5 | 1.0 | 2.0 | mA |
|  | P2.1-P2.3 | 1.5 |  |  | 3.0 | 4.5 |  |  |
|  | P2.4 | 0.5 |  |  | 1.0 | 2.0 |  |  |

Table 3-3. DC Characteristics

| $\left(\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Symbols | Test Conditions | Min | Typ | Max | Units |
| High-Level Input Leakage Current | $\mathrm{I}_{\text {LIH1 }}$ | $V_{I}=V_{D D}$ <br> All input pins except Xin | - | - | 3 | uA |
|  | $\mathrm{I}_{\text {LIH2 }}$ | $\mathrm{X}_{\mathrm{IN}}$ | - | 3 | 10 |  |
| Low-level Input Leakage Current | $\mathrm{I}_{\text {LIL1 }}$ | $\mathrm{X}_{\mathrm{IN}}$ | -0.6 | -3 | -10 |  |
| High-level Output Leakage Current | $\mathrm{I}_{\text {LOH }}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ <br> All output pins Port 2,3 | - | - | 1 | uA |
| Pull-up Resistance of Input Port | R | $\begin{aligned} & V_{D D}=3 \mathrm{~V} \\ & V_{I}=0 \mathrm{~V} \end{aligned}$ | 30 | 70 | 150 | $\mathrm{K} \Omega$ |
| Average Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | $V_{D D}=3 \mathrm{~V}$ <br> Crystal/Resonator <br> Non-divide option $\mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz}$ <br> Dvide-8 option $\mathrm{f}_{\mathrm{OSC}}=6 \mathrm{MHz}$ | - | 0.5 | 1.0 | mA |
| HALT Current | $\mathrm{I}_{\text {DDH }}$ | $\mathrm{f}_{\mathrm{OSC}}=0$ | - | - | 1.0 | uA |
| Clock Frequency | fxx | Crystal/Ceramic | 250 | - | 1000 | kHz |
| Oscillator Frequency (note) | $\mathrm{f}_{\text {OSC }}$ | Crystal/Ceramic <br> Non-divide option | 250 | - | 1000 |  |
|  |  | Crystal/Ceramic Divide-8 option | 2000 |  | 6000 |  |

NOTE : In the S3P1860, Oscillator Frequency Divide Selection is not offered. The system clock (fxx) of S3P1860 is only Fosc/8, therefor, the available oscillator frequency range is $2000 \mathrm{kHz}-6000 \mathrm{kHz}$.

## FUCTIONAL DESCRIPTION

## Program Memory (ROM)

The program memory of S3C1860 consists of a 1024-byte ROM, organized in 16 pages. Each page is 64 bytes long. (See Figure 3-9).

ROM addressing is supported by a 10-bit register made up of two sub-registers: a 4-bit Page Address register (PA), and a 6-bit Program Counter (PC).

Pages 0 through $15(\mathrm{FH})$ can each access $64(3 \mathrm{FH})$ bytes.
ROM addressing occurs as follows: The 10-bit register selects one of the ROM's 1024-bytes. A new address is then loaded into the PC register during each instruction cycle.
Unless a transfer-of -control instruction such as JP,CALL or RET is encountered, the PC is loaded with the next sequential 6-bit address in the page, $\mathrm{PC}+1$. In this case, the next address of 3 FH would be 00 H .

Only the PAGE instruction can change the Page Buffer (PB) to a specified value.
When a JP or CALL instruction is executed, and if the Status Flag is set to "1", the contents of the PB are loaded into the PA register. If the Status Flag is " 0 ", however, the JP or CALL is executed like NOP instruction in an instruction cycle and the Status Flag is set to "1". After that, program execution proceeds.

## Page-In Addressing

All instructions, including, JP and CALL, can be executed by page. (See Figure3-7). When the Status Flag is "1", a JP or CALL causes a program to branch to its address (operand) in a page.


Figure 3-7. Page-In Addressing

## Page-To-Page Addressing

When a PAGE instruction occurs, and if the Status Flag is "1", a JP or CALL instruction will cause a program to branch to its address (operand) across the page (See Figure3-8).


PC
PB 4 \#n ; PAGE \#n
$\mathrm{PC} \longleftarrow$ address to be jumped ; if $\mathrm{SF}=1$
$P A<P B$

NOTE: If $S F=0$ then $P C<P C+1$

Figure 3-8. Page-to-Page Addressing


The 10-bit register points one of 1024 bytes at addresses 0000H to 0F3FH.
After reset, it points to 0FXXH for execution in the first instruction cycle. it then becomes 0F00H in the next instruction cycle.

ROM Address


Figure 3-9. S3C1860 Program Memory Map

## DATA MEMORY (RAM)

The data memory of S3C1860 consists of a 32-nibble RAM which is organized into two files of 16 nibbles each (See Figure 3-10).
RAM addressing is implemented by a 7-bit register, HL.
It's upper 3-bit register $(\mathrm{H})$ selects one of two files and its lower 4-bit register (L) selects one of 16 nibbles in the selected file.

Instructions which manipulate the H and L registers are as follow:

## Select a file :

| MOV | $\mathrm{H}, \# \mathrm{n}$ | $; \mathrm{H} \leftarrow \# \mathrm{n}$, where n must be 0,4 |
| :--- | :--- | :--- |
| NOT | H | $;$ Complement MSB of H register |

## Select a nibble in a selected file :

| MOV | $L, A$ | $; L \leftarrow A$ |
| :--- | :--- | :--- |
| MOV | $L, @ H L$ | $; L \leftarrow M(H, L)$ |
| MOV | $L, \# n$ | $; L \leftarrow \# n$, where $0 \leq n \leq 0 F H$ |
| INCS | $L$ | $; L \leftarrow L+1$ |
| DECS | $L$ | $; L \leftarrow L-1$ |



Figure 3-10. S3C1860 Data Memory Map

## REGISTER DESCRIPTIONS

## Stack Register (SR)

Three levels of subroutine nesting are supported by a three-level stack as shown in Figure 3-11.
Each subroutine call (CALL) pushes the next PA and PC address into the stack. The latest stack to be stored will be overwritten and lost. Each return instruction (RET) pops the stack back into the PA and PC registers.


Figure 3-11. Stack Operations

## Page Address Register (PA), Page Buffer Register (PB)

The Page Address Register (PA) and Page Buffer Register (PB) are 4-bit registers. The PA always specifies the current page.

A page select instruction (PAGE \#n) loads the value " $n$ " into the PB. When JP or CALL instruction is executed, and if the Status Flag (SF) is set to 1 , the contents of PB are loaded into PA. If SF is "0", however, the JP or CALL is executed like NOP instruction and SF is set to "1". The contents of PB don't be loaded. Figure 3-12 illustrates this concept.


Figure 3-12. PA, PB Operations

## Arithmetic Logic Unit (ALU), Accumulator (A)

The SMCS-51 CPU contains an ALU and its own 4-bit register (accumulator) which is the source and destination register for most I/O, arithmetic, logic, and data memory access operations. Arithmetic functions and logical operations will set the status flag (SF) to "0" or "1".

## Status Latch (SL)

The Status latch (SL) flag is a 1-bit flip-flop register. Only the "CPNE L,A" instruction can change the value of SL.
If the result of a "CPNE $L, A$ " instruction is true, the $S L$ is set to "1"; If not true, to "0".

## Status Flag: SF

The Status Flag (SF) is a 1-bit flip-flop register which enables programs to conditionally skip an instruction. All instructions, including JP and CALL, are executed when SF is "1".

But if SF is " 0 ", the program executes NOP instruction instead of JP or CALL and resets SF to "1". Then, program execution proceeds. The following instructions set the SF to "0".

- Arithmetic Instructions

| ADDS | A,\#n | ; if no carry |
| :--- | :--- | :---: | :--- |
| ADDS | A,@HL | ; if no carry |
| INCS | A,@HL | if no carry |
| INCS | A | ; if no carry |
| INCS | L | if no carry |
| SUBS | A,@HL | ; if borrow |
| DECS | A,@HL | if borrow |
| DECS | A | ; f borrow |
| DECS | L | if borrow |

- Compare Instructions

| CPNE | @HL,A | ; if $M(H, L)=(A)$ |
| :--- | :--- | :---: |
| CPNZ | @HL | if $M(H, L)=0$ |
| CPNE | L,\#n | if $(L)=\# n$ |
| CPNE | L,A | if $(L)=(A)$ |
| CPNE | A,@HL | ; if $(A)>M(H, L)$ |
| CPNZ | P0 | ; if $(P 0)=0$ |
| CPBT | @HL.b | ; if $M(H, L, b) \neq 1$ |

- Data Transfer Instructions

| MOV | @HL+,A | ; if no carry |
| :--- | :--- | :--- |
| $M O V ~$ | @HL-,A | if borrow |

- Logical Instructions

NOTI A ; if $(A) \neq 0$ after operation

## INPUT PORTS : P0, P1

The P0 and P1 input ports have internal pull-up $30-150 \mathrm{~K} \Omega$ resistors, (See I/O circuit type A), each multiplexed to a common bus (See Figure 3-13). If the P2.13 pin is programmed to low, then port 0 is selected as the input port. Otherwise, if the P2.13 pin high, port 1 is selected.


Figure 3-13. S3C1860 Input Port

## OUTPUT PORTS : P2, P3

The P2 and P3 output ports can be configured as N-CH. Transistor (P2.0/REM only) and open drain (P2.1-P2.4, P3.0-P3.3) as follows:

- N-channel Transistor for I.R.LED drive : A CMOS P2.0 N-CH. Transistor with P2.0/REM and TEST (see I/O Circuit Type B). P2.0/REM becomes floating state in halt mode.
- N-channel open drain : An N-channel transistor to ground, compatible with CMOS and TTL. (see I/O Circuit Type C and D). P2.2-P2.4 and P3.0-P3.3 pins become low state in halt mode.

The $L$ register specifies P2 output pins (P2.0/REM-P2.4, P2.9-P2.10, P2.12, and P2.13) individually as follows:

- SETB P2.(L) : Set port 2 bits to correspond to L-register contents.
- CLRB P2.(L) : Clear port 2 bits to correspond to L-register contents.

P3 output pins P3.0-P3.3 are parallel output pins.
For the S3C1860, only the 4-bit accumulator outputs its value to the P3 port by the output instruction "OUT P3, @SL+ A" (the value of the Status Latch (SL) does not matter).

## TRANSMISSION CARRIER FREQUENCY

One of four carrier frequencies can be selected and transmitted through the P2.0/REM pin by programming the internal P2.9, P2.10 and P2.0 pins (See Table 3-5). Figure 3-14 shows a simplified diagram of the various transmission circuits.

Table 3-5. Carrier Frequency Selection Table

| P2.10 | P2.9 | Carrier Frequency of P2.0/REM Pin |
| :---: | :---: | :---: |
| 0 | 0 | $\mathrm{fxx} / 12,1 / 3$ duty |
| 0 | 1 | $\mathrm{fxx} / 8,1 / 2$ duty |
| 1 | 0 | $\mathrm{fxx} / 12,1 / 4$ duty |
| 1 | 1 | No carrier |



Figure 3-14. Diagram of Transmission Circuits

## HALT MODE

The HALT mode is used to reduce power consumption by stopping the clock and holding the states of all internal operations fixed. This mode is very useful in battery-powered instruments. It also holds the controller in wait status for external stimulus to start some event. The S3C1860 can be halted by programming the P2.12 pin high, and by forcing P0 input pins ( $\mathrm{P} 0.0-\mathrm{P} 0.3$ ) to high and P 1 input pins ( $\mathrm{P} 1.0-\mathrm{P} 1.1$ ) to high, concurrently (See Figure $3-15$ ). When in HALT mode, the internal circuitry does not receive any clock signal, and all P2, P3 output pins become low states. However, P2.0 pin becomes floating state, P2.1 pin retains their programmed values until the device is re-started as follows:

- Forcing any P0 and P1 input pins to low : system reset occurs and it continues to operate from the reset address.
An oscillation stabilization time of 13 msec in $\mathrm{fxx}=455 \mathrm{kHz}$ crystal oscillation is needed for stability (See Figure 1-16).


Figure 3-15. Block Diagram of HALT Logic


Figure 3-16. Release Timing for HALT or RESET to Normal Mode in Crystal Oscillation

## RESET

All reset operations are internal in the S3C1860. It has three kinds of reset sources as follows (To obtain more information about reset operation, see Chapter 6. Remote Control Tx) :

- Oscillation Start and Reset (OSR)
- Reset by Halt mode release
- Auto-Reset


## Oscillation Start and Reset (OSR)

A system reset pulse occurs when the chip is in non-operating voltage with oscillation.

## Auto-Reset

Auto-Reset circuit resets the chip every 131,072 oscillator clock cycles (288ms at a fxx $=455 \mathrm{kHz}$ clock frequency). The auto-reset counter is cleared by the rising edge of a internal P2.0 pin, by HALT, or by OSR. Therefore, no clocks are sent to the counter and the time-out is suspended in HALT mode.
When a reset occurs during program execution, a transient condition occurs. The PA register is immediately initialized to 0 FH . The PC , however, is not reset to 0 H until one instruction cycle later. For example, if PC is 1 AH when a reset pulse is generated, the instruction at 0 F 1 AH is executed, followed by the instruction at 0 F 00 H .

After a reset, approximately 13 msec is needed before program execution proceeds (assuming fxx $=455 \mathrm{kHz}$ ceramic oscillation).

Upon initialization, registers are set as follows:

- $P C$ register to 0 in next instruction cycle
- PA and PB registers to 0FH (15th page)
- SF and SL registers to 1
- H,L registers to unknown state
- All internal/external output pins (P3.0-P3.3, P2.1-P2.4, P2.9, P2.10, P2.12 and P2.13 except P2.0/REM) to low.


The Auto-Reset Counter is cleared every $131,072 / \mathrm{fxx}$ ( 288 msec if fxx is 455 kHz ).

Figure 3-17. Auto Reset Block Diagram

## OSC DIVIDE OPTION CIRCUIT

The OSC Divide Option Circuit provides a maximum 1 MHz fxx system clock. $\mathrm{f}_{\mathrm{OSc}}$ which is generated in oscillation circuit is divided eight or non-divide in this circuit to produce fxx. This dividing ratio will be chosen by mask option. (See Figure 3-20)
$\mathrm{f}_{\mathrm{OSC}}$ : Oscillator clock
fxx: System clock (fosc or $\mathrm{f}_{\mathrm{OSC}} / 8$ )
$\mathrm{f}_{\mathrm{CPU}}$ : CPU clock $\left(\mathrm{f}_{\mathrm{CPU}}=\mathrm{fxx} / 6\right)$
1 instruction cycle clock

## NOTE

In the S3P1860, the OSC Divide Option is not offered and $\mathrm{f}_{\mathrm{OSC}} / 8$ is only used for system clock ( fxx ).


Figure 3-18. S3C1860 OSC Divide Option Circuit

## PACKAGE DIMENSIONS



NOTE: Dimensions are in millimeters.

Figure 3-19. 20-SOP-375


NOTE: Dimensions are in millimeters.

Figure 3-20. 20-SOP-300


Figure 3-21. 20-DIP-300A

## ELECTRICAL CURVES



Figure 3-22. $\mathrm{I}_{\mathrm{OL} 1}$ vs $\mathrm{V}_{\mathrm{O}}(\mathrm{P} 2.0)$


Figure 3-23. $\mathrm{I}_{\mathrm{OL} 2}$ vs $\mathrm{V}_{\mathrm{O}}$ (P2.1-P2.3)


Figure 3-24. $\mathrm{I}_{\mathrm{OL} 2}$ vs $\mathrm{V}_{\mathrm{O}}$ (P3.0-P3.3)
4. S3P1860

## DESCRIPTION

The S3P1860, a 4-bit single-chip CMOS microcontroller is the OTP (One Time Programmable) version of the S3C1860 microcontroller and it is on the development. It has an on-chip OTP ROM instead of masked ROM. The EPROM is accessed by serial data format.

The S3P1860 is fully compatible with the S3C1860, both in function and in pin configuration except Oscillation Frequency Divide Option. In the S3P1860, the oscillation frequency Divide Option is not offered and Fosc/8 is only used for the system clock (fxx).

## PIN CONFIGURATION (20 DIP, 20 SOP)



Figure 4-1. S3P1860 Pin Configuration (20 DIP, 20 SOP)

Table 4-1. Descriptions of Pins Used to Read/Write the EPROM

| Main Chip <br> Pin Name | During Programming |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Pin Name | Pin No. | I/O | Function |
| P2. 2 | SDAT | 16 | 0 | Serial data pin. Output port when reading and input port when writing. Can be assigned as a input/pushpull output port. |
| P2.1 | SCLK | 17 | 0 | Serial clock pin. Input only pin |
| P2.4 | $\mathrm{V}_{\text {PP }}$ | 14 | 0 | Power supply pin for EPROM cell writing (indicates that OTP enters into the writing mode). <br> When 12.5 V is applied, OTP is in writing mode and when 5 V is applied, OTP is in reading mode. (Option) |
| $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ | 20/1 | - | Logic power supply pin. $\mathrm{V}_{\mathrm{DD}}$ should be tied to +5 V during programming |
| TEST | OTP <br> Programming <br> Mode Control Pins | 18 | - | TEST should be tied to +5 V during programming |
| P0.0 |  | 4 | 1 | P0.0 should be tied to +5 V during programming |
| P0.1 |  | 5 | 1 | P 0.1 should be tied to +5 V during programming |
| P0.2 |  | 6 | 1 | P0.2 should be tied to +5 V during programming |
| P0.3 |  | 7 | 1 | P 0.3 should be tied to 0 V during programming |
| P1.0 |  | 8 | 1 | P1.0 should be tied to +5 V during programming |
| P1.1 |  | 9 | I | P1.1 should be tied to +5 V during programming |

Table 4-2 Comparison of S3C1860 and S3P1860 Features

| Characteristic | S3C1860 | S3P1860 |
| :---: | :---: | :---: |
| Program Memory (ROM) | 1024 bytes | 1024 bytes |
| Data Memory (RAM) | 32 nibbles | 32 nibbles |
| Supply Voltage | $\begin{aligned} & \hline 1.8 \mathrm{~V} \text { to } 3.6 \mathrm{~V}\left(250 \mathrm{kHz} \leq \mathrm{f}_{\mathrm{OSC}} \geq 3.9 \mathrm{MHz}\right) \\ & \text { 2.2 } \mathrm{V} \text { to } 3.6 \mathrm{~V}\left(3.9 \mathrm{MHz}<\mathrm{f}_{\mathrm{OSC}} \leq 6 \mathrm{MHz}\right) \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline \text { 1.8 } \mathrm{V} \text { to } 3.6 \mathrm{~V}\left(2 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{OSC}} \geq 3.9 \mathrm{MHz}\right) \\ 2.2 \mathrm{~V} \text { to } 3.6 \mathrm{~V}\left(3.9 \mathrm{MHz}<\mathrm{f}_{\mathrm{OSC}} \leq 6 \mathrm{MHz}\right) \\ \hline \end{array}$ |
| Oscillator Frequency | Non-divide Option: $250 \mathrm{kHz}-1 \mathrm{MHz}$ Divide-8 Option: $2 \mathrm{MHz}-6 \mathrm{MHz}$ | Divide-8 Option : $2 \mathrm{MHz}-6 \mathrm{MHz}$ |
| Oscillator Frequency Devide Select | Mask Option : $\mathrm{fxx}=\mathrm{f}_{\mathrm{OSC}}$ or $\mathrm{f}_{\mathrm{OSC}} / 8$ | Only $\mathrm{f}_{\mathrm{OSC}} / 8$ |
| Pin Configuration | 20 DIP, 20 SOP | 20 DIP, 20 SOP |
| EPROM <br> Programmability | Programmed at the factory | User Program 1 time |

## 5. INSTRUCTION SET

## INSTRUCTION SET DESCRIPTION

Abbreviations and symbols table specifies internal architecture, instruction operand and operational symbols.
As mentioned before, JP and CALL instructions are executed normally only when SF is high. If SF is low, the program executes NOP instruction instead of them and sets SF to high. And then, the program executes a next instruction. In addition, JPL and CALL are long jump and long call instructions which consists of PAGE and JP/CALL instructions.

Table 5-1. Abbreviations and Symbols

| Symbol | Description | Symbol |  |
| :--- | :--- | :---: | :--- |
| L | L register (4 bits) | SF | Status Flag |
| A | Accumulator (4 bits) | P3 | P4-output |
| (L) | The contents of the L register | P0 | P0 input (4 bits) |
| (A) | The contents of the accumulator | D | Any binary number |
| SL | Status latch (1 bit) | DST | Destination operand |
| PB | Page buffer register (4 bits) | C | Carry Flag |
| PA | Page address register (4bits) | SRC | Source operand |
| P2 | P2-output | REG | Register |
| PC | Program counter | $\leftarrow$ | Transfer |
| SR | Stack register | + | Addition or increment by 1 |
| H | H register | $\leq$ | Equal or less than |
| M | RAM addressed by H and L registers | ) | The complement of the contents |
| (H) | The contents of the H register | Indirect register address prefix |  |
| M (H,L) | The contents of the RAM addressed by H,L | $\# n$ | Constant n (immediate 3or 4-bit data) |
| b | Bit address of the RAM [(H,L)] addressed <br> by H,L | $\leftrightarrow$ | Is exchanged with |
| F | Not equal to | - | Subtract or decrement by 1 |

Table 5-2. Instruction Set Summary

| Mnemonic | Operand | Description |
| :---: | :---: | :---: |
| MOV Instructions |  |  |
| MOV | L,A | Move A to register L |
| MOV | A, L | Move L register to $A$ |
| MOV | @HL,A | Move A to indirect data memory |
| MOV | A,@HL | Move indirect data memory to A |
| MOV | L,@HL | Move indirect data memory to register L |
| MOV | @HL+,A | Move A to indirect data memory and increment register L |
| MOV | @HL-,A | Move A to indirect data memory and decrement register L |
| MOV | L,\#n | Move immediate data to register L |
| MOV | H,\#n | Move immediate data to register H |
| MOV | @HL+,\#n | Move immediate data to indirect data memory and increment register L |
| MOVZ | @HL,A | Move A to indirect data memory and clear A |
| XCH | @HL,A | Exchange A with indirect data memory |
| PAGE | \#n | Set PB register to n |
| Program Control Instructions |  |  |
| CPNE | @HL,A | Compare A to indirect data memory and set SF if not equal |
| CPNZ | @HL | Set SF if indirect data memory |
| CPNE | L,A | Compare A to register L, set SF and SL if not equal |
| CPNE | L,\#n | Compare immediate data to register $L$ and set SF if not equal |
| CPLE | A,@HL | Set SF if $A$ is less than or equal to indirect data memory |
| CPNZ | P0 | Set SF if $A$ is less than or equal to indirect data memory |
| CPBT | @HL, b | Test indirect data memory bit and set SF if indirect bit is one |
| JP | dst | Jump if SF flag is set |
| CALL | dst | Call subroutine if SF is set |
| RET |  | Return from subroutine |
| I/O Instructions |  |  |
| SETB | P2.(L) | Set bit |
| CLRB | P2.(L) | Clear bit |
| IN | A,P0 | Input P0 to A |
| OUT | P3,@SL+A | Output A to P4-PLA output port |
| Logical Instructions |  |  |
| NOTI | A | Complement A and increment A |
| NOT | H | Complement MSB of H register |
| CLR | A | Clear |
| Arithmetic Instructions |  |  |
| ADDS | A,@HL | Add indirect data memory to A |
| ADDS | A,\#n | Add immediate data to A |
| SUBS | A,@HL | Subtract A from indirect data memory |
| INCS | A,@HL | Increment indirect data memory and load the result in A |
| INCS | L | Increment register L |
| INCS | A | Increment A |
| DECS | A | Decrement A |
| DECS | A,@HL | Decrement indirect data memory and load the result in A |
| DECS | L | Decrement register L |
| Bit Manipulation Instruction |  |  |
| SETB | @HL.b | Set indirect data memory bit |
| CLRB | @HL.b | Clear indirect data memory bit |



Figure5-1. KS51 Opcode Map

## MOV L,A

Binary Code: $0010 \quad 0000$
Description: The contents of the accumulator are moved to register L. The contents of the source operand are not affected.
Operation: $\quad(\mathrm{L}) \leftarrow(\mathrm{A})$
Flags: $\quad$ SF : Set to one
SL: Unaffected
Example:

| CLR | A | ; Clear the contents of A |
| :--- | :--- | :--- |
| MOV | L,A | ; Move OH to REG L |

MOV A,L
Binary Code:

| 0010 | 0011 |
| :--- | :--- |

Description: The contents of register $L$ are moved to the accumulator. The contents of the source operand are not affected.
Operation: $\quad(\mathrm{A}) \leftarrow(\mathrm{L})$
Flags: $\quad$ SF: Set to one
SL: Unaffected
Example:

| MOV | L,\#3H | ; Move 3H to REG L |
| :--- | :--- | :--- |
| MOV | A,L | ; Move $0 H$ to A |

MOV @HL,A
Binary Code:

| 0010 | 0111 |
| :--- | :--- |

Description: The contents of the accumulator are moved to the data memory whose address is specified by registers H and L . The contents of the source operand are not affected.
Operation: $\quad \mathrm{M}[(\mathrm{H}, \mathrm{L})] \leftarrow(\mathrm{A})$
Flags: $\quad$ SF: Set to one
SL: Unaffected
Example:

| CLR | A | ; Clear the contents of A |
| :--- | :--- | :--- |
| MOV | H,\#OH | ; Move 0 H to REG H |
| MOV | L,\#3H | ; Move 3 H to REG L |
| MOV | @HL,A | ; Move 0 H to RAM address 03H |


| MOV A,@HL |  |  | data memory addressed by registers H and L are moved to source operand are not affected. |
| :---: | :---: | :---: | :---: |
| Binary Code: <br> Description: | 0010 | 0001 |  |
|  | The contents of the data memory addressed by registers H and L are moved to accumulator. <br> The contents of the source operand are not affected. |  |  |
| Operation: | $(\mathrm{A}) \leftarrow \mathrm{M}[(\mathrm{H}, \mathrm{L})]$ |  |  |
| Flags: | SF : Set to one <br> SL: Unaffected |  |  |
| Example: |  |  | Assume HL contains 04H |
|  | MOV | A,@HL | ; Move contents of RAM addressed 04H to A |
| MOV L,@HL |  |  |  |
| Binary Code: | 0010 | 0010 |  |
| Description: | The contents of the data memory addressed by registers H and L are moved to register L . The contents of the source operand are not affected. |  |  |
| Operation: | $(\mathrm{L}) \leftarrow \mathrm{M}[(\mathrm{H}, \mathrm{L})]$ |  |  |
| Flags: | SF: Set to one <br> SL: Unaffected |  |  |
| Example: |  |  | Assume Hl contains 04 H |
|  | MOV | L,@HL | ; Move contents of RAM address 4H to REG L |
|  | CPNE | L,\#5H | ; Compare 5H to REG L values |
|  | JP | XX | ; jump to $X X$ if REG $L$ value is not 5 H |
|  | JP | YY | ; Jump to YY if REG $L$ value is 5 H |

MOV @HL+,A
Binary Code:
Description: The contents of the accumulator are moved to the data memory addressed by registers
H,L;
L register contents are incremented by one.
The contents of the source operand are not affected.
Operation: $\quad M[(H, L)] \leftarrow(A), L \leftarrow L+1$
Flags: $\quad \mathrm{SF}:$ Set if carry occurs; cleared otherwise
SL: Unaffected
Example:

| MOV | H,\#OH |  |
| :--- | :--- | :--- |
| MOV | L,\#OFH |  |
| CLR | A |  |
| MOV | @HL+A | ; Move 0 H to RAM address OFH and increment REG L value <br> by one |
| JP | PRT | ; jump to PRT, since there is a carry from increment |

## MOV @HL-A

Binary Code:
$0010 \quad 0100$
Description: The contents of accumulator are moved to the data memory addressed by registers $\mathrm{H}, \mathrm{L}$; L register contents are decremented by one.
The contents of the source operand are not affected.
Operation: $\quad \mathrm{M}[(\mathrm{H}, \mathrm{L})] \leftarrow(\mathrm{A}), \mathrm{L} \leftarrow \mathrm{L}-1$
Flags: $\quad$ SF : Set if no borrow; cleared otherwise
SL: Unaffected
Example

| MOV | $\mathrm{H}, \# O \mathrm{H}$ |
| :--- | :--- |
| MOV | L,\#3H |
| CLR | A |
| MOV | @HL-,A |
| JP | ABC |

MOV L,\#N
Binary Code:

| 0100 | $d d d d$ |
| :--- | :--- | :--- |

Description: The 4-bit value specified by n (data) is loaded into register L . The contents of the source operand are not affected.
Operation: $\quad(\mathrm{L}) \leftarrow \# n$
Flags: $\quad$ SF: Set to one
SL: Unaffected
Example: MOV L,\#8H ; 8H is moved to REG L

## MOV H,\#n

Binary Code:
Description:

| 0010 |
| :--- |

The 3-bit value specified by n (data) is moved to register H . The contents of the source operand are not affected.
Operation:
$(\mathrm{H}) \leftarrow \# n$
Flags:
SF: Set to one
SL: Unaffected
Example:
MOV H,\#4H ; 4H is moved into REG H

## MOV @HL+,\#n

Binary Code:

| 0110 | $d d d d$ |
| :--- | :--- |

Description: The 4-bit value specified by n (data) is moved to data memory addressed by registers $\mathrm{H}, \mathrm{L}$; L register contents are incremented by one.
The contents of the source operand are not affected.
Operation: $\quad \mathrm{M}[(\mathrm{H}, \mathrm{L})] \leftarrow \# \mathrm{n}, \mathrm{L} \leftarrow \mathrm{L}+1$
Flags: $\quad$ SF : Set to one SL: Unaffected
Example:

| MOV | $\mathrm{H}, \# O \mathrm{H}$ |
| :--- | :--- |
| MOV | L,\#7H |
| MOV | @HL+,\#9H |

; Move 9 H to RAM address 07 H and increment REG L value by one, then REG L contains 8 H

MOVZ @HL,A
Binary Code:

| 0010 | 0110 |
| :--- | :--- |

Description: The contents of the accumulator are moved to the data memory addressed by registers H,L; accumulator contents are cleared to zero.
Operation: $\quad \mathrm{M}[(\mathrm{H}, \mathrm{L})] \leftarrow(\mathrm{A}),(\mathrm{A}) \leftarrow 0$
Flags: $\quad$ SF : Set to one
SL : Unaffected
Example: MOV L,\#3H
MOV A,L
MOVZ @HL,A ; Move 3H to indirect RAM and clear A to zero
MOV L,A ; Move OH to REG L
SETB P2.(L) ; Set P2.0 to 1

## XCH @HL,A

Binary Code:
$0000 \mid 0011$
Description: This instruction exchanges the contents of the data memory addressed by registers H and L with the accumulator contents.
Operation: $\quad \mathrm{M}[(\mathrm{H}, \mathrm{L})] \leftrightarrow(\mathrm{A})$
Flags: $\quad$ SF : Set to one
SL: Unaffected
Example: MOV H,\#OH
MOV L,\#6H
CLR A ; Clear A to zero
ADDS A,\#5H ; Add 5H to A
XCH @HL,A ; Exchange 5H with contents of RAM address 06H

| PAGE \#n |  |  |  |
| :---: | :---: | :---: | :---: |
| Binary Code: | 0001 | dddd |  |
| Description: Operation: | The immediate 4-bit value specified by n (data) is loaded into the PB register.$(\mathrm{PB}) \leftarrow \# \mathrm{n}$ |  |  |
| Flags: | SF: Set to one <br> SL: Unaffected |  |  |
| Example: | PAGE | \#3H | ; Move 3H to page buffer |
|  | JP | AN | ; Jump to label AN located at page 3 if SF is one; otherwise, it is skipped |
| CPNE @HL,A |  |  |  |
| Binary Code: | 0000 | 0000 |  |
| Description: | The contents of accumulator are compared to the contents of indirect data memory; an appropriate flag is set if their values are not equal. <br> The contents of both operands are unaffected by the comparison. |  |  |
| Operation: | $\mathrm{M}[(\mathrm{H}, \mathrm{L}) \mathrm{]} \neq(\mathrm{A})$ |  |  |
| Flags: | SF : Set if not equal, cleared otherwise <br> SL: Unaffected |  |  |
| Example: | CLR | A |  |
|  | ADDS | A,\#3H |  |
|  | MOV | $\mathrm{H}, \# 0 \mathrm{H}$ |  |
|  | MOV | L,\#6H |  |
|  | CPNE | @HL,A | ; Acc value 3H is compared to contents of RAM address 06 H |
|  | JP | OA | ; Jump to OA if values of RAM address 06 H are not 3h |
|  | JP | OB | ; Jump to OB if values of RAM address 06 H are 3 H |

## CPNZ @HL

Binary Code:
0011 1111

Description: This instruction compares the magnitude of indirect data memory with zero, and the appropriate flag is set if their values are not equal, i.e., if the contents of indirect data memory are not zero. The contents of operand are unaffected by the comparison.
Operation: $\quad M[(H, L)] \neq 0$
Flags: $\quad$ SF : Set if not zero, cleared otherwise
SL : Unaffected
Example:
Assume the contents of RAM address are 4 H

| CPNZ | $@ H L$ |
| :--- | :--- |
| JP | EQ |
| JP | WAIT |

## CPNE L,A

Binary Code:
Description:

| 0000 | 010 |
| :--- | :--- |

The contents of the accumulator are compared to the contents of register L; the appropriate flags are set if their values are not equal. The contents of both operands are unaffected by the comparison.
Operation:
(L) $\neq(\mathrm{A})$

Flags:

Example:
SF: Set if not equal, cleared otherwise
SL : Set if not equal, cleared otherwise
Assume REG L contains 5H, A contains 4H

| CPNE | $\mathrm{L}, \mathrm{A}$ |
| :--- | :--- |
| JP | K 1 |
| JP | K 2 |

; Compare $A$ to REG L values
; Jump to K1 because the result is not equal

## CPNE L,\#n

Binary Code:
0101 dddd

Description:
This instruction compare the immediate 4 bit data n with the contents of register L , and sets an appropriate flag if their values are not equal. The contents of both operands are unaffected by the comparison.
Operation:
(L) $=\# \mathrm{n}$

Flags: $\quad$ SF : Set if not equal, cleared otherwise
SL: Unaffected
Example:

| CLR | A |  |
| :--- | :--- | :--- |
| ADDS | A,\#4H |  |
| MOV | L,A |  |
| CPNE | L,\#5H | ; Compare immediate data $5 H$ to REG L values |
| JP | K3 | ; Jump to K3 because the result is not equal |

## CPNE A,@HL

Binary Code:
$0000 \quad 0001$
Description: The contents of indirect data memory are compared to the contents of the accumulator. Appropriate flags are set if the contents of the accumulator are less than or equal to the contents of indirect data memory.
The contents of both operands are unaffected by the comparison.
Operation:
$(\mathrm{A}) \leq \mathrm{M}[(\mathrm{H}, \mathrm{L})]$
Flags:
SF: Set if less than or equal to, cleared otherwise
SL: Unaffected
Example:
Assume RAM address holds 8H
CPLE A,@HL ; Compare 8H to A values
JP MAR ; Jump to MAR if $0 \mathrm{H} \leq \mathrm{A} \leq 8 \mathrm{H}$
$J P \quad$ BPR ; Jump to $B P R$ if $9 H \leq A \leq 0 F H$

CPNZ PO
Binary Code:
$0000 \quad 1110$

Description: The instruction compares the contents of Port 0 with zero. Appropriate flags are set if their values are not equal, i.e., if the contents of Port 0 are not zero. The contents of the operand are unaffected by the comparison.
Operation: (PO) $\neq 0$
Flags: $\quad$ SF : Set if not zero, cleared otherwise SL: Unaffected
Example:

| MOV | L,\#ODH |  |
| :--- | :--- | :--- |
| CLRB | P2.(L) | ; Clear P2.13, i.e., select P0 input |
| CPNZ | P0 | ; Compare P0 to zero |
| JP | KEYIN | ; Jump to KEYIN if P0 $\neq 0$ |
| JP | NOKEY | ; Jump to NOKEY if P0 $=0$ |

## CPBT @HL,b

Binary Code: | 0011 | 10 dd |
| :--- | :--- |

Description: $\quad$ CPBT tests indirect data memory bit and sets appropriate flags if the bit value is one. The contents of operand are unaffected by the test.
Operation: $\quad \mathrm{M}[(\mathrm{H}, \mathrm{L})]=1$
Flags: $\quad$ SF : Set if one, cleared otherwise
SL: Unaffected
Example: MOV H,\#OH
MOV L,\#OBH
CPBT @HL,3 ; Test RAM address OBH bit 3
JP Q1 ; Jump to Q1 if RAM address bit 3 is 1
JP Q2 ; Jump to Q2 if RAM address bit 3 is 0

| Binary Code: | 10 dd | dddd |  |
| :---: | :---: | :---: | :---: |
| Description: | The JP transfers program control to the destination address if the SF is one. The conditional jump replaces the contents of the program counter with the address indicated and transfers control to that location. <br> Had the SF flag not been set, control would have proceeded with the next instruction. |  |  |
| Operation: | If $\mathrm{SF}=1 ; \mathrm{PC} \leftarrow(\mathrm{W}), \mathrm{PA} \leftarrow \mathrm{PB}$ |  |  |
| Flags: | SF: Set to one <br> SL: Unaffected |  |  |
| Example: | JP | SUTIN1 | ; This instruction will cause program execution to branch to the instruction at label SUTIN; SUTIN1 must be within the current page |

CALL dst
Binary Code: $\square$
Description:

Operation:
If $\mathrm{SF}=1 ; \mathrm{SRi} \leftarrow \mathrm{PC}+1, \mathrm{PSRi} \leftarrow \mathrm{PA}$
$\mathrm{PC} \leftarrow \mathrm{I}(\mathrm{W}), \mathrm{PA} \leftarrow \mathrm{PB}$
Flags: $\quad$ SF : Set to one
SL: Unaffected
Example: CALL ACD1
; CALL subroutine located at the label ACD1 where ACD1 must be within the current page

## RET

Binary Code:

| 000 | 1111 |
| :--- | :--- | :--- |

Description: This instruction is normally used to return to the previously executing procedure at the end of a procedure entered by a CALL instruction. The contents of the location addressed by the stack pointer are popped into the program counter. The next statement executed is that addressed by the new contents of the program counter.
Operation: $\quad \mathrm{PC} \leftarrow$ Sri, $\mathrm{PB} \leftarrow \mathrm{PSRi}$
$\mathrm{PA} \leftarrow \mathrm{PB}$
Flags: $\quad$ SF : Set to one
SL: Unaffected
Example: RET ; Return from subroutine

## SETB P2.(L)

Binary Code:

| 0000 | 1101 |
| :--- | :--- |

Description: This instruction sets the Port 2 bit addressed by register $L$ without affecting any other bits in the destination.
Operation: $\quad$ P2. $(\mathrm{L}) \leftarrow 1$
Flags: $\quad$ SF : Set to one
SL: Unaffected
Example: MOV L,\#OH
SETB P2.(L) ; Set P2.0 to 1

## CLRB P2.(L)

Binary Code:

| 0000 | 1100 |
| :--- | :--- |

Description: This instruction clears the Port 2 bit addressed by register $L$ without affecting any other bits in the destination.
Operation: $\quad \mathrm{P} 2 .(\mathrm{L}) \leftarrow 0$
Flags: $\quad$ SF : Set to one
SL: Unaffected
Example: MOV L,\#OH
CLRB P2.(L) ; Clear P2.0 to 0

## IN A,PO

Binary Code:
$0000 \quad 1000$

Description:
Operation:
Data present on Port n is transferred (read) to the accumulator.

Flags:
$(A) \leftarrow(P n)(n=0,1)$
SF : Set to one
SL: Unaffected
Example:

| IN | A,PO | ; Input port 0 data to Acc |
| :--- | :--- | :--- |
| MOV | L,A |  |
| CPNE | L,\#3H |  |
| JP | OX | ; Jump to OX if port 0 data $\neq 3 H$ |
| JP | QP | ; Jump to QP if port 0 data $=3 H$ |

## OUT P3,@SL+A

Binary Code:

| 0000 | 1010 |
| :--- | :--- |

Description: The contents of the accumulator and SL are transferred to the P3 Output register.
Operation: $\quad($ P3 Output register $) \leftarrow(\mathrm{A})+(\mathrm{SL})$
Flags: $\quad$ SF : Set to one
SL: Unaffected
Example:
CLR A
OUT P3,@SL+A ; Zero output on port 3

## NOTI A

Binary Code:

| 0011 | 1101 |
| :--- | :--- |

Description: The contents of the accumulator are complemented; all 1 bits are changed to 0 , and viceversa, and then incremented by one.
Operation:
$(A) \leftarrow(A),(A) \leftarrow(A)+1$
Flags: $\quad$ SF : Set if the result is zero, cleared otherwise
SL: Unaffected
Example:
CLR A

ADDS A,\#7H
NOTI A
; Complement 7H (0111B) and increment the result by one; the instruction NOTI A then leaves 9 H (1001B) in A

## NOT H

Binary Code

| 0000 | 1001 |
| :--- | :--- |

Description: The MSB of register H is complemented,
Operation:
$(H) \leftarrow(H)$
Flags: SF: Set to one
SL: Unaffected
Example: MOV H,\#4H
NOT H ; Complement 4H (100B), then it leaves 00H (000B) in REG H

## CLR A

Binary Code:
Description:
Operation:
Flags:
Example:

\section*{| 0111 | 1111 |
| :--- | :--- |}

The contents of the accumulator are cleared to zero (all bits set on zero).
(A) $\leftarrow 0$

SF: Set to one
SL: Unaffected
CLR
A
; A value are cleared to zero

## ADDS A,@HL

Binary Code:
Description:

| 0000 | 0110 |
| :--- | :--- |

ADDS adds the contents of indirect data memory to accumulator, leaving the result in the accumulator.
The contents of the source operand are unaffected.
Operation:
$(A) \leftarrow M[(H, L)]+(A)$
Flags:
Example:
SF : Set if a carry occurred, cleared otherwise
SL: Unaffected

| CLR | A | ; Clear A to zero |
| :--- | :--- | :--- |
| ADDS | A,@HL | ; This instruction will leaves 5 H in A |

## ADDS A,\#n

Binary Code:
Description: The specified 4-bit data n is added to the accumulator and the sum is stored in the accumulator.
Operation:
$(\mathrm{A}) \leftarrow(\mathrm{A})+\# n$
Flags:
SF : Set if a carry occurred, cleared otherwise
SL: Unaffected
Example:

| CLR | A | ; Clear A to zero |
| :--- | :--- | :--- |
| ADDS | $\mathrm{A}, \# 4 \mathrm{H}$ | ; Add 4 H to A , it leaves 4 H in A |

## SUBS A,@HL

Binary Code:
Description:

| 0011 | 1100 |
| :--- | :--- |

SUBS subtracts the contents of accumulator from the contents of indirect data memory, leaving the result in the accumulator. The contents of source operand are unaffected.
Operation: $\quad(A) \leftarrow M[(H, L)]-(A)$
Flags:
SF : Set if no borrow occurred, cleared otherwise
SL: Unaffected
Example:
MOV L,\#8H
MOV A,L
SUBS A,@HL ; Subtract A from 0CH; it will leave 4H in A

## INCS A,@HL

Binary Code:
Description:

| 0011 | 1110 |
| :--- | :--- |

The contents of indirect data memory are incremented by one and the result is loaded into the accumulator. The contents of indirect data memory are unaffected.
Operation:
$(\mathrm{A}) \leftarrow \mathrm{M}[(\mathrm{H}, \mathrm{L})]+1$
Flags: $\quad$ SF : Set if a carry occurred, cleared otherwise SL: Unaffected
Example:

Assume RAM address holds 6H
; Clear A to zero
; Increment 6 H by one and leave 7H in A

## INCS L

Binary Code

| 0000 | 0101 |
| :--- | :--- |

Description: The contents of the $L$ register are incremented by one.
Operation:
$(\mathrm{L}) \leftarrow(\mathrm{L})+1$
Flags: SF : Set if a carry occurred, cleared otherwise
SL: Unaffected
Example: MOV L,\#5H
INCS L ; Increment REG L value 5 H by one

## INCS A

Binary Code

| 0111 | 0000 |
| :--- | :--- |

Description:
The contents of the accumulator are incremented by one.
Operation:
(A) $\leftarrow(A)+1$

Flags: $\quad$ SF : Set if no borrow occurred, cleared otherwise
SL: Unaffected
Example:

| MOV | L,\#5H |  |
| :--- | :--- | :--- |
| MOV | A,L |  |
| INCS | A | ; Increment 5 H by one |

## DECS A

Binary Code

| 0111 | 0111 |
| :--- | :--- |

Description:
The contents of the accumulator are decremented by one.
Operation:
$(A) \leftarrow(A)-1$
Flags:
SF : Set if a carry occurred, cleared otherwise
SL: Unaffected
Example:
MOV L,\#OBH
MOV A,L
DECS A ; The instruction leaves the value OAH in A

## DECS A,@HL

Binary Code: 00001011
Description: The contents of the data memory addressed by the H and L registers are decremented by one and the result is loaded in the accumulator. But the contents of data memory are not affected.
Operation: $\quad(A) \leftarrow M[(H, L)]-1$
Flags: $\quad$ SF : Set if a carry occurred, cleared otherwise
SL: Unaffected
Example:
Assume RAM address holds 5h
MOV L,\#OAH
MOV A,L
DECS A,@HL
; Decrement the value 5 H by one, and the result value 4 H is loaded in A

## DECS L



## SETB @HL,b

Binary Code:
Description:
0011 00dd
This instruction sets indirect data memory bit addressed by registers H and L without affecting any other bits in the destination.
Operation:
$\mathrm{b} \leftarrow 1(\mathrm{~b}=0,1,2,3)$
Flags:
SF: Set to one
SL: Unaffected
Example:

MOV L,\#5H
SETB @HL. 2 ; Set RAM address 05H bit 2 to 1

## DECS A,@HL

Binary Code:

| 0011 | 01 dd |
| :--- | :--- |

Description: This instruction clears the indirect data memory bit addressed by registers H and L without affecting any other bits in the destination.
Operation: $\quad b \leftarrow 1(b=0,1,2,3)$
Flags: $\quad$ SF : Set to one SL: Unaffected
Example:

| MOV | $\mathrm{H}, \# 0 \mathrm{H}$ |  |
| :--- | :--- | :--- |
| MOV | $\mathrm{L}, \# 5 \mathrm{H}$ |  |
| CLRB | @HL. 3 | ; Clear RAM address 05 H bit 3 to zero |

## 6. DEVELOPMENT TOOLS

## SMDS

The Samsung Microcontroller Development System, SMDS is a complete PC-based development environment for S3C1840/C1850/C1860 microcontroller. The SMDS is powerful, reliable, and portable. The SMDS tool set includes a versatile debugging utility, trace with built-in logic analyzer, and performance measurement applications.

Its window-oriented program development structure makes SMDS easy to use. SMDS has three components:

- IBM PC- compatible SMDS software, all device-specific development files, and the SAMA assembler.
- Development system kit including main board, personality board, SMDS manual, and target board adapter, if required.
- Device-specific target board.


## SMDS PRODUCT VERSIONS

As of the date of this publication, two versions of the SMDS are being supported:

- SMDS Version 4.8 (S/W) and SMDS Version 3.6 (H/W); last release: January, 1994.
— SMDS2 Version 5.3 (S/W) and SMDS2 Version 1.3 (H/W); last release: November, 1995.

The new SMDS2 Version 1.3 is intended to replace the older Version 3.6 SMDS. The SMDS2 contains many enhancements to both hardware and software. These development systems are also supported by the personality boards of Samsung's microcontroller series: S3C1, S3C7, and S3C8.

## SAMA ASSEMBLER

The Samsung Arrangeable Microcontroller (SAM) Assembler, SAMA, is a universal assembler, and generates object code in standard hexadecimal format.

Compiled program code includes the object code that is used for ROM data and required SMDS program control data. To compile programs, SAMA requires a source file and an auxiliary definition (DEF) file with device-specific information.

## TARGET BOARDS AND PIGGYBACKS

Target boards are available for S3C1840/C1850/C1860 microcontroller. All required target system cables and adapters are included with the device-specific target board.

Piggyback chips are provided to customers in limited quantities for S3C1840/C1850 microcontroller. The S3C1840/C1850 piggyback chips, PB51840-20 and PB51840/51850-24 are now available.

PB51840-20 is 20 DIP piggyback chip for 20 DIP, 20 SOP package device of S3C1840 microcontroller. PB51840/51850-24 is 24DIP piggyback chip for 24 SOP package device of S3C1840/C1850 microcontroller.


Figure 6-1. SMDS Product Configuration (SMDS2)

## TB51840/51850A TARGET BOARD

The TB51840/51850A target board is used for the S3C1840/C1850/C1860 microcontroller. It is supported by the SMDS2 development system only.


Figure 6-2. TB51840/51850A Target Board Configuration

Table 6-1. Power Selection Settings for TB51840/51950A

| 'To User_Vcc' Settings | Operating Mode | Comments |
| :---: | :---: | :---: |
| To User_Vcc <br> OFF $\square$ ON |  | The SMDS2 supplies $\mathrm{V}_{\mathrm{CC}}$ to the target board (evaluation chip) and the target system. |
| To User Vcc OFF $\square$ ON |  | The SMDS2 supplies $\mathrm{V}_{\mathrm{CC}}$ only to the target board (evaluation chip). The target system must have its own power supply. |

## LED 2.0-LED 2.6:

These LEDs are used to display value of the P2.0-P2.6. It will be turn on, if the value is Low.

## P2 Option Switch:

Switch ON: You can see the port value using the LED display.
Switch OFF: You can't see the port value. That is, the LED won't be turn ON by the port value.


Figure 6-3. 24 DIP Socket for TB51840/51850A (S3C1840/C1850, 24 SOP)


Figure 6-4. TB51840/51850A Cable for 24 DIP Package


Figure 6-5. 20 DIP Socket for TB51840A (S3C1840/C1860, 20 DIP, 20 SOP)


Figure 6-6. TB51840A Cable for 20 DIP Package

## 7. REMOTE CONTROL Tx. APPLICATION NOTE

## DESCRIPTION OF THE S3C1840/C1850/C1860 MCUS

The S3C1840/C1850/C1860 4-bit single-chip CMOS microcontroller is designed using the reliable SMCS-51 CPU core with on-chip ROM and RAM. An auto-reset circuit generates a RESET pulse in regular intervals, and can be used to initiate a Halt mode release. The S3C1840/C1850/C1860 microcontroller is intended for use in small system control applications that require a low-power and cost-sensitive design solution. In addition, the S3C1840/C1850/C1860 has been optimized for remote control transmitters.

## FEATURES

Table 7-1. S3C1840/C1850/C1860 Features

| Feature | S3C1840 | S3C1850 | S3C1860 |
| :---: | :---: | :---: | :---: |
| ROM | 1024 bytes | 1024 bytes | 1024 bytes |
| RAM | $32 \times 4$ bits | $32 \times 4$ bits | $32 \times 4$ bits |
| Carrier frequency | fxx/12, fxx/8, no carrier | fxx/12, fxx/8, no carrier | fxx/12, fxx/8, no carrier |
| Operating voltage | $\begin{aligned} & 250 \mathrm{kHz} \leq \mathrm{f}_{\mathrm{OSC}} \leq 3.9 \mathrm{MHz} \\ & 1.8 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\ & 3.9 \mathrm{MHz}<\mathrm{f}_{\mathrm{OSC}}<6 \mathrm{MHz} \\ & 2.2 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 250 \mathrm{kHz} \leq \mathrm{f}_{\mathrm{OSC}} \leq 3.9 \mathrm{MHz} \\ & 1.8 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\ & 3.9 \mathrm{MHz}<\mathrm{f}_{\mathrm{OSC}}<6 \mathrm{MHz} \\ & 2.2 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 250 \mathrm{kHz} \leq \mathrm{f}_{\mathrm{OSC}} \leq 3.9 \mathrm{MHz} \\ & 1.8 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \\ & 3.9 \mathrm{MHz}<\mathrm{f}_{\mathrm{OSC}}<6 \mathrm{MHz} \\ & 2.2 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \end{aligned}$ |
| Low-Level Output Current P2.0 (IOL1) | Typ. $3.0 \mathrm{~mA} \mathrm{(at} \mathrm{VO}=0.4 \mathrm{~V}$ ) | Typ. 210 mA (at $\mathrm{VO}=0.4 \mathrm{~V}$ ) <br> Typ. 260 mA (at $\mathrm{VO}=0.5 \mathrm{~V}$ ) | Typ. 280 mA (at $\mathrm{VO}=0.4 \mathrm{~V}$ ) <br> Typ. 320 mA (at $\mathrm{VO}=0.5 \mathrm{~V}$ ) |
| Package | 24 SOP, 20 SOP/DIP | 24 SOP | 20 SOP/DIP |
| Piggyback | 0 | 0 | x |
| OTP | X | X | 0 (S3P1860:divide-8 only) |
| Tr. for I.R.LED drive | X | Built-in | Built-in |
| Power on reset circuit | Built-in | Built-in | X |
| Oscillation Start and reset circuit (OSR) | X | x | Built-in |

Table 7-2. S3C1840/C1850/C1860 Package Types (note)

| Item | 24 pins | 20 pins |
| :---: | :--- | :--- |
| Package | 24 SOP-375 | 20 DIP-300A |
|  |  | 20 SOP-300 |
|  |  | 20 SOP-375 |

NOTE : The S3C1850 has 24 pin package type only and S3C1860/S3P1860 has 20 pin package type only.

Table 7-3. S3C1840/C1850/C1860 Functions

|  | Description |
| :--- | :--- |
| Automatic reset by Halt mode <br> release | When Halt mode is released, the chip is reset after an oscillator stabilization <br> interval of 9 ms. (fxx $=455 \mathrm{kHz}$ ) |
| Output pin state retention <br> function | When the system enters Halt Mode, <br> P3.0-P3.3, P2.0, and P2.2-P2.5 go low level in 24 pins. <br> P3.0-P3.3, P2.0, and P2.2-P2.4 go low level in 20 pins. <br> But the P2.0 is floating state in S3C1850/C1860. (NOTE) |
| Auto-reset | With oscillation on and with no change to the IP2.0 output pin, a reset is <br> activated every 288 ms at fxx $=455 \mathrm{kHz}$. |
| Osc. Stabilization time | CPU instructions are executed after oscillation stabilization time has elapsed. |
| Other functions | Carrier frequency generator. Halt wake-up function. |

NOTE : The S3C1850 has 24 pin package type only and S3C1860 has 20 pin package type only.

## RESET

The S3C1840/C1850 has three kinds of reset operations:

- POR (Power-On Reset)
- Auto-reset
- Automatic reset by Halt release

The S3C1860 has three kinds of reset operations;

- OSR (Oscillation Start and Reset)
- Auto-reset
- Automatic reset by Halt release


## Power-On Reset Circuits



Figure 7-1. Power-On Reset Circuits

## Auto-Reset

The auto-reset function resets the CPU every 131,072 oscillator cycles ( 288 ms at $\mathrm{fxx}=455 \mathrm{kHz}$ ). The auto-reset counter is cleared when a rising edge is detected at IP2.0, or by a HALT or RESET pulse.


Figure 7-2. Auto-Reset Counter Function

NOTE : The OSR(Oscillation Start and reset) is not implemented for the S3C1840/C1850.

## Automatic Reset by Halt Mode Release

This function resets the CPU by releasing Halt mode. The CPU is reset to its initial operating status and program execution starts from the reset address.

## Halt Mode and Automatic Reset by Halt Release

Halt mode is used to reduce power consumption by stopping the oscillation and holding the internal state. Halt mode can be entered by forcing IP2.12 to high level (remaining input pins are non-active).

Before entering Halt mode, programmer should pre-set all key strobe output pins to active state even though Halt mode causes some pins to remain active.
For the 24 pins, P3.0-P3.3, P2.0, P2.2- P2.4, and P2.5 are sent low and for 20 pins, P3.0-P3.3, P2.0, P2.2-P2.4 are sent low, but the P2.0 is floating state in S3C1850/C1860.. Forcing any key input port to active state causes the clock oscillation logic to start system initialization.
At this time, the system is reset after the oscillation stabilization time elapses. A system reset causes program execution to start from address 0F00H.


Figure 7-3. Reset Timing Diagram

## HALT mode programming

The S3C1840/C1850/C1860 can enter Halt mode by setting the IP2.12 pin to high level and forcing P0 and P1 input to a normal state. If IP 2.12 is high and any input is active, the chip cannot enter Halt mode. Therefore, the next instruction is executed, which must be a clear command for IP2.12.

|  | MOV | L,\#5 |  |
| :---: | :---: | :---: | :---: |
| KEYO |  | CLRB P2.(L) | P2.5,4,3,2, $\leftarrow$ Low |
|  | DECS | L |  |
|  | CPNE | L,\#1 |  |
|  | JP | KEYOLO |  |
|  | CLR | A | ; Acc. $\leftarrow$ \#0h |
|  | OUT | P3,@SL+A | ; P3.0,1,2,3, $\leftarrow$ Low |
|  | MOV | L,\#ODH |  |
|  | CLRB | P2.(L) | ; Select the P0 input |
|  | IN | A,P0 |  |
|  | INCS | A | ; P0 input check |
|  | JP | . +2 |  |
|  | JP | KEYCHK | ; If any key pressed in P0, jump to KEYCHK routine |
|  | SETB | P2.(L) | Select the P1 input |
| timea | IN | A, P0 |  |
|  | INCS | A | P1 input check |
|  | JP | + 2 |  |
| timeb | JP | KEYCHK | ; If any key pressed in P1, jump to KEYCHK routine |
|  | MOV | L,\#0CH | ; No key pressed |
|  | SETB | P2.(L) | ; Halt mode |

; When no key is pressed, the chip enters Halt mode. Pressing any key while in Halt mode causes the chip to be initialized and restarted from the reset address.
; If any key is pressed between time $A$ and time $B$, the following instruction is executed.

| MOV L,\#OCH | ; These two instructions remove the condition of re-entering |
| :--- | :--- |
| CLRB P2,(L) | ; Halt mode. |

## RESET and HALT Logic Diagram



NOTE: Internal POR is implemented for S3C1840/C1850 and OSR is implemented for S3C1860.

Figure 7-4. RESET and HALT Logic Diagram

## OUTPUT PIN DESCRIPTION

## Indicator LED Drive Output

To drive the indicator LED, the programmer should use P2.1 of the S3C1840/C1850/C1860 (which have higher current drive capability than other pins) in order to retain the pre-programmed status during Halt mode. Be careful to turn on the LED when a reset signal is generated. Because a reset signal sends all of the internal and external output pins to low level, the programmer must set LED output P2.1 to high state using a reset subroutine.


Figure 7-5. LED Drive Output Circuit

## Strobe Output Option

To active the optional strobe output function for TV and VCR remocon applications, the programmer must use the option selection strobe output pin (P2.6).
This pin has lower current drive capability than other pins and retain the pre-programmed status while in Halt mode. Be careful to turn on the option strobe output pin when a reset signal is generated. Because the reset sends all internal and external output pins to low level, the option strobe output pin should always be non-active state (H-Z). The pin should be active only when you are checking option status to reduce current consumption.

Table 7-4. Strobe Output Option

| Pin usage | Key Output | LED Drive | Option Selection |
| :--- | :---: | :---: | :---: |
| P3.0-P3.3, P2.2-P2.5 | 00 | X | X |
| P2.1 | 0 | 00 | 0 |
| P2.6 | 0 | 0 | 00 |

NOTE: $X=$ not allowed
$0=\operatorname{good}$
$00=$ better

## Output Pin Circuit Type




P2.1, P2.6
P2.6: For option pin or key-out P2.1: For LED drive pin or key-out

| Halt | Data | Port |
| :---: | :---: | :---: |
| $X$ | 0 | 0 |
| $X$ | 1 | $H-Z$ |



Figure 7-6. Output Pin Circuits

## Soft Ware Delay Routine

To obtain a constant time value, the S3C1840/C1850/C1860 use a software delay routine (there is not an internal timer interrupt). One instruction cycle is six oscillator clocks. Using a ceramic resonator with a constant frequency, you can calculate the time delay as follows:

$$
t=6 / f x x \text { Number of Instructions }
$$

Where t: Elapsed time and fxx: System clock.

## Programming Tip

To program a 1-ms delay: $1 \mathrm{~ms}=6 / 455 \mathrm{kHz} \mathrm{x} \mathrm{n}$, where $\mathrm{fxx}=455 \mathrm{kHz}$ Therefore, $\mathrm{n}=75.8=76$ instructions

| DLY1MS | CLR | A |  |
| :--- | :--- | :--- | :--- |
|  | ADDS | A,\#OBH | ; Two instructions |
| DLY | MOV | H,\#0 | ; Dummy instruction |
|  | MOV | H,\#0 | ; Dummy instruction |
|  | MOV | H,\#0 | ; Dummy instruction |
|  | MOV | H,\#0 | Dummy instruction |
|  | DECS | A |  |
| JP | DLY | DLY loop: 6 instructions |  |

$; 2+(A C C+1) x$ instructions in loop $=2+(11+1) \times 6=74$

| CLR | A |  |
| :--- | :--- | :--- |
| CLR | A | Two instructions. |

; Total number of instructions for DLY1MS is 76.

## NOTE

In order to lengthen the delay time, you can use an arithmetic instruction combination of $L$ register and Accumulator. The $L$ register causes the address lower pointer to access RAM space and the output port pointer to control the P2 (individual/serial output) port status.

- RAM manipulation instruction: RAM address pointer.
MOV A,@HL CPNE @HL,A

ADDS A,@HL SETB @HL.b

- P2 output control instruction: P2 pointer.

SETB P2.(L) CLRB P2.(L)

## SAMSUNG

## PROGRAMMING GUIDELINES

When programming S3C1840/C1850/C1860 microcontroller, please follow the guidelines presented in this subsection.

## PCB Artwork

For remote control applications, turning the I.R.LED on and off may cause variations in transmission current ranging from a few hundred $\mu \mathrm{A}$ to a few hundred mA . This current variation generates overshoot and undershoot noise on the power line, causing a system malfunction.


To reduce noise and to stabilize the chip's operation, we recommend that the application designer reduce overshooting of the I.R.LED drive current and design PCB for the remote controller as follows: (The noise level should be limited to around $0.5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$, where $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ is the peak-to-peak voltage)

- Oscillation circuit should be located as near as possible to the chip.
- PCB pattern for $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ should be as wide and short as possible.
- I.R.LED drive TR and I.R.LED should be located as far as possible from the chip.
- Power supply battery and power capacitor should be located as near as possible to the chip.
- The ground pattern of the TEST pin (Ground of I.R.LED drive TR) and $\mathrm{V}_{S S}$ pin should be separated and connected directly with the battery terminal.
- The ceramic capacitor ( 0.1 uF or 0.01 uF ) and power capacitor(over 47 uF ) is recommended to use noise filter.


Recommended Artwork for S3C1850/C1860


Unacceptable Artwork for S3C1850/C1860

## SMDS

When a breakpoint or single-step instruction is executed in area of PAGE and JP or CALL instruction, the JP or CALL may jump to the wrong address, We therefore recommend using a JPL or CALL instruction (instead of PAGE and JP or PAGE and CALL) to avoid this problems. Note that JP and CALL are 2-byte instructions.

## Programming Guidelines for Reset Subroutine

1. We recommend that you initialize a H register to either " 0 " or " 4 "
2. Do not write the instructions CALLL (PAGE + CALL) or JPL (PAGE + JP) to the reset address 0F00H. In other words, do not use a PAGE instruction at OF00H.
3. Turn off the LED output pin.
4. To reduce current consumption, do not set the option output pin to active state.
5. Pre-set the remocon carrier frequency (to $f x x / 12, f x x / 8$, and so on) before remocon signal transmission.
6. Because the program is initialized by an auto-reset or Halt mode release, even in normal operating state, do not pre-set all RAM data. If necessary, pre-set only the RAM area you need.
7. Be careful to control output pin status because some pins are automatically changed to active state.
8. To enter Halt mode, the internal port, IP2.12, should be set to high level and all of the input pins should be set to normal state.
9. To release Halt mode, an active level signal is supplied to input pins. If pulse width is less than 9 ms at $\mathrm{fxx}=455 \mathrm{kHz}$, nothing happens and program re-enters Halt mode. That is, the external circuit should maintain the input pulse over a $9-\mathrm{ms}$ interval in order to release Halt mode. After Halt mode is released, the hardware is reset. The hardware reset sends all internal and external output pins low (except P2.0 in S3C1850/C1860) and clears the stack to zero. However, H,L and A registers retain their previous status.
10. If a rising edge is not generated at IP2.0, reset signal occurs every 288 ms at $f x x=455 \mathrm{kHz}$. To prevent an auto-reset, IP2.0 should be forced low and then high at regular intervals (within 288 ms at $\mathrm{fxx}=455 \mathrm{kHz}$ ).

## S3C1840 Application Circuit Example



Figure 7-7. S3C1840 Applicatrion Circuit Example

## S3C1850 Application Circuit Example



Figure 7-8. S3C1850 Application Circuit Example

## S3C1860 Application Circuit Example



Figure 7-9. S3C1860 Application Circuit Example

Program Flowchart (This program is only apply to S3C1840)


Figure 7-10. Program Flowchart 1

## S3C1840/C1850 KEYSCAN FUNCTION

## Description

This program has an $8 \times 9$ key matrix, which consists of input P0 and P1 and output P2 and P3. Because pull-up resistors are connected, the normal state for all input pins is high level. The operating method for the keyscan function is as follows:

- All output pins remain active state ( = low).
- If key is pressed, set all output pins to non-active state and rotate the pins to set only a pin to active state during debounce time.
- If key is pressed more than one or if no key is pressed, go to reset label.
- If a new key is pressed, reset debounce time, continuous flag, and key-in flag.


## RAM Assignment

H register selects \#0
$\mathrm{HL} \longrightarrow 00 \mathrm{H}$ 01H

| O_INP0 | N_INP0 | O_INP1 | N_INP1 | O_OUTP | N_OUTP | I_TWICE | DEBOCNT | CONKEY |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| K. KFLG |  |  |  |  |  |  |  |  |

O_INPO: The old value of PO
N_INPO: The new value of P0
O_INP1: The old value of P1
N_INP1: The new value of P1
O_OUTP: The old value of output port
N_OUTP: The new value of output port
I_TWICE: Double number increment
DEBOCNT: Debounce time
CONKEY: Continuous key flag
KFLG: key input flag

## Program Flowchart (This program is only apply to S3C1840)



Figure 7-11. Program Flowchart 2


Figure 7-12. Program Flowchart 3

S3C1840/C1850 Keycheck Subroutine


Figure 7-13. S3C1840/C1850 Keycheck Subroutine

| , ORG |  | OFOOH |  |
| :---: | :---: | :---: | :---: |
| ;******************************************** |  |  |  |
| ; If reset occurs, PA register is immediately initialized to \#0FH |  |  |  |
| RESET | MOV | L,\#1 | close indicator LED |
|  | SETB | P2.(L) |  |
|  | MOV | L,\#6 | non-select P2.6 |
|  | SETB | P2.(L) |  |
| PRTCLR | CLR | A |  |
|  | OUT | P3,@SL + A | low all the output ports |
|  | MOV | L,\#5 | (except P2.0, P2.1, P2.6) |
|  | CLRB | P2.(L) |  |
|  | DECS | L |  |
|  | CPNE | L,\#1 |  |
|  | JP | .-3 |  |

;;; initial all of the variables
$; ; ; \rightarrow$ input ports are connected with pull-up resistor
;;; $\rightarrow$ Therefore, normal state $\rightarrow$ high

| MOV | H,\#O | ; H register selects file \#0 |
| :--- | :--- | :--- |
| MOV | L,\#O_INP0 | ; port0 is \#Ofh |
| MOV | @HL+,\#0FH |  |
| MOV | L, \#O_INP1 | p port1 is \#Ofh |
| MOV | @HL+,\#0FH |  |
| MOV | L, \#O_OUTP | ; the strobe out is \#Ofh |
| MOV | @HL+,\#0FH |  |
| MOV | L,\#DEBOCNT | ; debounce count is \#0 |
| MOV | @HL+,\#0 |  |
| MOV | L,\#CONKEY | continuous key is \#0 |
| MOV | @HL+,\#0 |  |

;;; check each input port (=key input)

| MOV | L,\#ODH | $;$ | check port0 |
| :--- | :--- | :---: | :--- |
| CLRB | P2.(L) | $;$ |  |
| IN | A,P0 | $;$ |  |
| MOV | L,A | $;$ |  |
| CPNE | L,\#OFH | $;$ |  |
| JP | DELAYP0 | $;$ check port1 |  |
| MOV | L,\#ODH | $;$ |  |
| SETB | P2.(L) | $;$ |  |
| IN | A,P0 | $;$ |  |
| MOV | L,A | $;$ |  |

;;, halt mode, after halt mode release, go to reset

| MOV | L,\#OCH |  |
| :--- | :--- | :--- |
| SETB | P2.(L) | ; halt mode |
| CLRB | P2.(L) | ; halt mode release |
| JP | RESET |  |

## SMMSUNG


;,; initial useful variable in main routine $\qquad$

| MOV | L,\#N_OUTP | $;$ N_OUTP $\leftarrow \# 0$ |
| :--- | :--- | :--- |
| MOV | @HL+,\#0 | $;$ |
| MOV | L,\#1_TWICE | $;$ I_TWICE (double increment) $\leftarrow \# 1$ |
| MOV | @HL+,\#1 | $;$ |
| MOV | L,\#KFLG | KFLG $\leftarrow \# 0$ (input key flag) |
| MOV | @HL+,\#0 | $;$ |

;; select output pin by one and one

| STROBE | MOV | L,\#N_OUTP | If N_OUTP. 2 is set, go to parall (parallel port) otherwise, go to serial (serial port) |
| :---: | :---: | :---: | :---: |
|  | CPBT | @HL. 2 |  |
|  | JP | PARALL |  |
| SERIAL | MOV | L,@HL | low P2.2-P2.5 |
|  | INCS | L |  |
|  | SETB | P2.(L) |  |
|  | INCS | L |  |
|  | CLRB | P2.(L) |  |
|  | JPL | KEYIN |  |
| PARALL | MOV | L,\#5 | high P2.5 |
|  | SETB | P2.(L) |  |

```
;; A\leftarrow#0h
;; A\leftarrowA-1_TWICE
;;; output P3
;;; I_TWICE \leftarrow I_TWICE + I_TWICE
;;;;********************************************
\begin{tabular}{ll} 
CLR & A \\
ADDS & A, \#OFH \\
MOV & L, \#1 TWICE
\end{tabular}
        XCH @HL,A
        SUBS A,@HL
        OUT P3,@SL+A
        SUBS A,@HL
        MOV @HL,A
        ADDS A,@HL
        MOVZ @HL,A
        JPL KEYIN
;;;
;; check double key at each port
;; if a key pressed, do adds instruction
;; otherwise, induce overflow occurrence
...****************************************
KEYCHEK CLR A
    ADDS A,#0FH
                                    ; A\leftarrow#0fh
    CPNE L,#OEH
    JP .+2
    ADDS A,#1
    CPNE L,#ODH
    JP .+2
    ADDS A,#2
                                    ; A\leftarrow#1
    CPNE L,#OBH
    JP .+2
    ADDS A,#3 ; A\leftarrow#2
    CPNE L,#7
    JP .+2
    ADDS A,#4
    RET
;
; *****************************************


ORG
;;; select port0
\begin{tabular}{lll} 
IN & A, PO & \\
MOV & L,A & \\
CPNE & L,\#OFH & ; is key pressed in port0 ? \\
JP & PORT0 & \\
JP & PORT1 &
\end{tabular}
```

| PORT0 | MOV | L,\#N_INPO | setting at N_INPO |
| :---: | :---: | :---: | :---: |
|  | MOV | @HL,A |  |
|  | MOV | L,\#ODH |  |
|  | SETB | P2.(L) |  |
|  | IN | A,P0 |  |
|  | MOV | L,A |  |
|  | CPNE | L,\#OFH |  |
|  | JP | DBKEY | If also port1 input a key, it is double key |
|  | MOV | L,\#N_INP1 | Only N_INPO input |
|  | MOV | @HL+,\#OFH | but N_INP1 is set to \#Ofh |
|  | MOV | L,\#N_INP0 |  |
|  | MOV | L,@HL |  |
|  | CALLL | KEYCHEK |  |
|  | ADDS | A,\#1 |  |
|  | JP | DBKEY | if overflow occurs, it is double key |
|  | DECS | A | because input value ranges |
|  | MOV | L,\#N_INP0 | from \#0 to \#3 |
|  | MOVZ | @HL,A | N_INPO $\leftarrow \mathrm{A}$ |
|  | JPL | DBCOMP |  |
| ;;; select port1 --------------------------------- |  |  |  |
| PORT1 | MOV | L,\#0DH |  |
|  | SETB | P2.(L) |  |
|  | IN | A,P0 |  |
|  | MOV | L,A |  |
|  | CPNE | L,\#OFH | is key pressed in port 1? |
|  | JP | .+3 |  |
|  | JPL | NORMAL | no key, go to NORMAL |
|  | MOV | L,\#N_INP0 | setting N_INPO to \#Ofh |
|  | MOV | @ ${ }^{\text {LL+,\#OFH }}$ | Only N_INP1 input |
|  | MOV | L,\#N_INP1 |  |
|  | MOV | @HL,A |  |
|  | MOV | L,A | L $\leftarrow$ N_INP1 |
|  | CALLL | KEYCHEK |  |
|  | ADDS | A,\#1 | if overflow occurs, go to double key |
|  | JP | DBKEY |  |
|  | DECS | A | because input value ranges from \#0 to \#3 |
|  | MOV | L,\#N_INP1 | N_INP1 $\leftarrow \mathrm{A}$ |
|  | MOVZ | @HL,A |  |
|  | JPL | DBCOMP |  |

;,; if double key occurs, go to reset
DBKEY JPL RESET
;

```
;*******************************************
;;; compare for the recognition of a new key-
\begin{tabular}{|c|c|c|c|}
\hline DBCOMP & MOV & H,\#N OUTP & ; compare N_OUTP to O_OUTP \\
\hline & MOV & L,\#O_OUTP & \\
\hline & \[
\begin{aligned}
& \mathrm{XCH} \\
& \mathrm{CPNE}
\end{aligned}
\] & \begin{tabular}{l}
@HL,A \\
@HL,A
\end{tabular} & \\
\hline & JP & FSTKEY & \\
\hline & MOV & L,\#N_INPO & ; compare N_INPO to O_INP0 \\
\hline & MOV & A,@HL & \\
\hline & MOV & L,\#O_INP0 & \\
\hline & XCH & @HL,A & \\
\hline & CPNE & @HL,A & \\
\hline & JP & FSTDLY & \\
\hline & MOV & L,\#N_INP1 & compare N_INP1 to O_INP1 \\
\hline & MOV & A,@HL & \\
\hline & MOV & L,\#O_INP1 & \\
\hline & XCH & @HL,A & \\
\hline & CPNE & @ HL,A & \\
\hline & JP & FSTKEY & \\
\hline & JP & SETKEY & \\
\hline FSTDLY & MOV & H,\#0 & for match of delay time \\
\hline & MOV & H,\#0 & \\
\hline & MOV & H,\#0 & \\
\hline & MOV & H,\#0 & \\
\hline & MOV & H,\#0 & \\
\hline
\end{tabular}
```

;;; when new key input

| FSTKEY | MOV | L,\#DEBOCNT | $;$ DEBOCNT $\leftarrow \# 2$ |
| :--- | :--- | :--- | :--- |
|  | MOV | @HL+,\#2 |  |
|  | MOV | L,\#CONKEY | $;$ CONKEY $\leftarrow \# 0$ |
| SETKEY | MOV | @HL+,\#0 |  |
|  | MOV | L,\#KFLG | KFLG $\leftarrow \# 1$ |
|  | MOV | $@ H L+, \# 1$ |  |


| ;;; increase N_OUTP <br> ;;; check N_OUTP is equal to \#8 <br> ;;; check no key (= DEBOCNT) $\qquad$ |  |  |  |
| :---: | :---: | :---: | :---: |
| NORMAL | MOV | L,\#N_OUTP | ; increase N_OUTP |
|  | INCS | A,@HL |  |
|  | MOVZ | @HL,A |  |
|  | ADDS | A,\#8 | ; $\mathrm{A} \leftarrow \# 8$ <br> ; compare N_OUTP to A |
|  | CPNE | @HL,A |  |
|  | JP | J_STRO | go to stroble label |
|  | MOV | L,\#KFLG |  |
|  | CPBT | @HL. 0 | check key flag |
|  | JP | ONKEY |  |
|  | JPL | RESET | ; no key |
| ONKEY | CLR | A |  |
|  | ADDS | A,\#0FH |  |
|  | OUT | P3,@SL + A | ; set port3 to '1' |
|  | MOV | L,\#DEBOCNT | ; decrease DEBOCNT |
|  | DECS | A,@HL |  |
|  | XCH | @HL,A |  |
|  | CPNZ | @HL | ; compare DEBOCNT TO \#0 |
|  | JP | J1_MAIN |  |
|  | JPL | KEYSCAN |  |
| J1_MAIN | JPL | MAIN |  |
| J_STRO | JPL | STROBE |  |

## S3C1840/C1850 CODE GENERATION

## Description

This program generates data code and custom code. The custom code is determined according to diodes between input ports and output pin (P2.6). The data code is as follows:


RAM $\leftarrow$ DAT0 (D0-D3), DAT1_0 (D4-D7)

|  | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| KEYO | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| KEY1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| - |  |  |  |  |  |  |  |  |
| KEY31 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| KEY32 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| KEY33 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| KEY63 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |

## RAM Assignment

H register selects \#4

| $\mathrm{HL} \rightarrow 40 \mathrm{H}$ | 41 H | 45 H | 4 H |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CUS0 CUS1 CUS2 CUS3 DAT0 <br> DAT1 DAT2 DAT3 DAT1_0 DAT3_0 |  |  |  |

CUSO; Custom code (c0-c3)
CUS1: Custom code (c4-c7)
CUS2: The complement of CUS0
CUS3: The complement of CUS1
DAT0: $\quad$ Data code (d0-d3)]
DAT1: Data code (d4-d7)
$: \quad \rightarrow 32$ key: 00000010, 63 key: 1111010
DAT2: The complement of DAT0
DAT3: The complement of DAT1
DAT1_0 Data code (d4-d7)
$: \quad \rightarrow 32$ key: 00000100, 63 key: 1111100
DAT3_0 The complement of DAT1_0

## Program Flowchart



Figure 7-14. Program Flowchart 4

;;; product data code $\qquad$

| MOV | H,\#O |  |
| :--- | :--- | :--- |
| MOV | L,\#O_INP0 |  |
| MOV | A,@HL |  |
| MOV | H,\#4 | $\leftarrow$ O_INP0 |
| MOV | L,\#DAT0 |  |
| MOVZ | @HL,A | $;$ A $\leftarrow \#$ Ofh |
| ADDS | A,\#OFH | $;$ does input key exist in port0? |
| CPNE | @HL,A |  |


| DAT_P1 | MOV | L,\#DAT1 | input key exists in port1 |
| :---: | :---: | :---: | :---: |
|  | MOV | @HL+,\#04H | ; DAT1 $\leftarrow$ DAT1 + \#4 |
|  | MOV | L,\#DAT1_0 |  |
|  | MOV | @HL+,\#02H | ; DAT1_0 ¢ DAT1_0 + \#2 |
|  | MOV | H,\#0 | ; DAT0 $\leftarrow$ O_INP1 |
|  | MOV | L,\#O_INP1 | ; |
|  | MOV | A,@HL | ; |
|  | MOV | H,\#4 | ; |
|  | MOV | L,\#DAT0 | ; |
|  | MOVZ | @HL,A | ; |
|  | JPL | R_SHIFT | , |
| DAT_P0 | MOV | L,\#DAT1 | ; clear DAT1 \& DAT1_0 |
|  | MOV | @HL+,\#0 |  |
|  | MOV | L,\#DAT1_0 |  |
|  | MOV | @HL+,\#0 |  |
|  | MOV | L,\#DAT0 |  |
|  | MOV | H,\#4 | delay time |
|  | MOV | H,\#4 | ; |
|  | MOV | H,\#4 | ; |
|  | MOV | H,\#4 | ; |
|  | MOV | H,\#4 | ; |
|  | JPL | R_SHIFT |  |

$\begin{array}{ll}\text { ORG } & 0400 \mathrm{H} \\ \text { JPL } & \text { RESET }\end{array}$

| R_SHIFT | MOV | A,@HL | ; DAT0 shifts three times to the left |
| :---: | :---: | :---: | :---: |
|  | ADDS | A,@HL | ; |
|  | MOV | @HL,A | ; |
|  | ADDS | A,@HL | ; |
|  | MOV | @HL,A | ; |
|  | ADDS | A,@HL | ; |
|  | JP | S_CARRY |  |
|  | JP | N_CARRY |  |
| S_CARRY | MOV | L,\#DAT1 | ;if carry occurs, increase DAT1 \& DAT1_0 |
|  | XCH | @HL,A | ; |
|  | INCS | A | ; |
|  | XCH | @HL,A | ; |
|  | MOV | L,\#DAT1_0 | ; |
|  | XCH | @HL,A | ; |
|  | INCS | A | ; |
|  | XCH | @ HL,A | ; |
|  | JP | A_OUTP |  |


| N_CARRY | MOV | H,\#0 | ; if carry doesn't occur, delay time |
| :---: | :---: | :---: | :---: |
|  | MOV | H,\#0 | ; |
|  | MOV | H,\#0 | ; |
|  | MOV | H,\#0 | ; |
|  | MOV | H,\#0 | ; |
|  | MOV | H,\#0 | ; |
|  | MOV | H,\#0 | ; |
|  | MOV | H,\#0 | ; |
| A_OUTP | MOV | H,\#0 |  |
|  | MOV | L,\#O_OUTP | ; DAT0 $\leftarrow$ DAT0 + O_OUTP |
|  | ADDS | A,@HL | ; ${ }^{\text {d }}$ |
|  | MOV | H,\#4 | ; |
|  | MOV | L,\#DAT0 |  |
|  | MOV | @HL,A | ; |
|  | NOTI | A |  |
|  | DECS | A | ; DAT2 $\leftarrow$ complement of DAT0 |
|  | MOV | L,\#DAT2 |  |
|  | MOVz | @HL,A |  |
|  | MOV | L,\#DAT1 |  |
|  | MOV | A,@HL |  |
|  | NOTI | A | ; DAT3 $\leftarrow$ complement of DAT1 |
|  | DECS | A |  |
|  | MOV | L,\#DAT3 |  |
|  | MOVZ | @HL,A |  |
|  | MOV | L,\#DAT1_0 |  |
|  | MOV | A,@HL |  |
|  | NOTI | A |  |
|  | DECS | A |  |
|  | MOV | L,\#DAT3_0 | ; DAT3_0 $\leftarrow$ complement of DAT 1_0 |
|  | MOV | @HL,A |  |
|  | JPL | TX |  |

## S3C1840/C1850 SIGNAL TRANSMISSION

## Description

This program is for signal transmissions in SAMSUNG standard format. If one key is pressed, two frames are transmitted consecutively. The repeat pulse is transmitted until key-off. The frame interval is 60 ms .
Each frame consists of leader code, custom code, and data code:

- Leader code (high level for 4.5 ms and low level for 4.5 ms )
- 12-bit custom code
- 8 -bit data code


Figure 7-15. Transmission Waveforms

## RAM Assignment

This part is the same as for keyscan and code generation.

S3C1840 Program Flowchart (This program is only apply to S3C1840)


Figure 7-16. S3C1840 Program Flowchart 5

| ORG JPL |  | 0500H |  |
| :---: | :---: | :---: | :---: |
|  |  | RESET |  |
|  |  | ********* | select farrier frequency <br> $37.9 \mathrm{kHz}, 1 / 3$ duty <br> clear P2.9 \& 2.10 |
| ;********* | MOV | L,\#9 |  |
|  | CLRB | P2.(L) |  |
|  | MOV | L,\#0AH |  |
|  | CLRB | P2.(L) |  |
| SIGOUT | MOV | L,\#CUS4 | custom code (c8-c11) $\leftarrow \# 0$ <br> if device is KS51910, c8 $\leftarrow \# 1$ |
|  | MOB | @HL+,\#0 |  |
|  |  |  |  |
|  | MOV | L,\#0 | ; high for delay time 4.5 msec |
|  | SETB | P2.(L) |  |
|  | CALLL | D4_5 |  |
|  | MOV | L,\#0 |  |
|  | CLRB | P2.(L) | ; low for delay time 4.5 msec |
|  | CALLL | D4_5D |  |

;;; output custom code (c0-c11) \& data code (d0-d7)

| MOV | L,\#CUS0 | $;$ custom code (c0-c3) |  |
| :--- | :--- | :--- | :--- |
| CALLL | DATGEN |  |  |
| MOV | L,\#CUS1 | custom code (c4-c7) |  |
| CALLL | DATGEN | ; custom code (c8-c11) |  |
| MOV | L,\#CUS4 |  |  |
| CALLL | DATGEN | data code (d0-d3) |  |
| MOV | L,\#DAT0 |  |  |
| CALLL | DATGEN | data code (d4-d7) |  |
| MOV | L,\#DAT1_0 |  |  |
| CALLL | DATGEN |  |  |
| MOV | L,\#1 |  |  |
| DECS | L | EOB (end of bit) |  |
| JP | .-1 | high for .56msec |  |
| MOV | L,\#0 |  |  |
| SETB | P2.(L) |  |  |
| CALLL | D_560F |  |  |
| MOV | L,\#0 |  |  |
| CLRB | P2.(L) |  |  |
| JPL | LOWCHEK |  |  |

```
\(; * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ~\)
ORG \(\quad\) O600H
JPL \(\quad\) RESET
.\(* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ~\)
;;; check low code of custom code \& data code
``` \(\qquad\)
```

| LOWCHEK | MOV | L,\#CUS0 |
| :--- | :--- | :--- |
| CALL | LCHEK | ; custom code (c0-c3) |
| MOV | L,\#CUS1 | ; custom code (c4-c7) |
| CALL | LCHEK | ; custom code (c8-c11) |
| MOV | L,\#CUS4 | ; data code (d0-d3) |
| CALL | LCHEK |  |
| MOV | L,\#DAT0 | ; the maximum value of upper bit is \#3 |
| CALL | LCHEK | data code (d4-d7) |
| MOV | L,\#DAT1_01 | check from the second bit |

;== notice ============================================================
; If value of DAT1_0 is greater than \#3, programmer must change instruction
; CALLLCHEK_1 to other instruction such as CALLCHECK_2 or CALL
; LCHEK. And you must check the fram interval (= 60 msec)
;==========================================================================
;;; re-setting debounce count to \#1
SETDBT MOV H,\#O
MOV @HL+,\#1
;;; If conkey flag isn't '0', transmit repeat pulse
;;; otherwise, after setting, transmit again (two frames)

```
```

;------------------------------------------------------------------------------

```
;------------------------------------------------------------------------------
CONCHEK MOV H,#O
CONCHEK MOV H,#O
    MOV L,#CONKEY ; CONKEY == #0?
    MOV L,#CONKEY ; CONKEY == #0?
    CPNZ @HL ; If CONKEY is #0, CONKEY }\leftarrow#
    CPNZ @HL ; If CONKEY is #0, CONKEY }\leftarrow#
    JP LJ_MAIN ; transmit frame again
    JP LJ_MAIN ; transmit frame again
    MOV @HL+,#1
    MOV @HL+,#1
    CALLL D4_5D ; time is 60 msec per frame
    CALLL D4_5D ; time is 60 msec per frame
    CALLL D2_25
    CALLL D2_25
    CALLL D1_125
    CALLL D1_125
    MOV L,#OCH
    MOV L,#OCH
    MOV H,#4
    MOV H,#4
    MOV H,#4
    MOV H,#4
    DECS L
    DECS L
    JP .-3
    JP .-3
    JPL SIGOUT
```

    JPL SIGOUT
    ```
;;; output repeat pulse
LJ_MAIN CALL D1_125
JPL MAIN
;,; output delay time as many as low numbers
LCHEK MOV A,L
CPBT @HL,3 ; if @hl. 3 is low, call d2_25d.
JP LCHEK_2
CALLL D2_25D
LCHEK_2 MOV L,A
CPBT @HL. 2 ; if @hl. 2 is low, call d2_25d.
JP LCHEK_1
CALLL D2_25D
LCHEK_1 MOV L,A
CPBT @HL. 1 ; if @hl. 1 is low, call d2_25d.
JP LCHEK_0
CALLL D2_25D
LCHEK_0 MOV L,A
CPBT @HL. 0 ; if @hl. 0 is low, call d2_25d.
JP LCHEK_R
CALLL D2_25D
LCHEK_R RET
\begin{tabular}{|c|c|c|}
\hline CALL & D_560 & high for . 56 msec \\
\hline CPBT & @HL. 1 & ; if @hl. 1 is high, low for 2.25 msec. \\
\hline CALL & D2_25 & ; otherwise, low for 1.125 msec . \\
\hline CALL & D1_125 & \\
\hline CALL & D_560 & ; high for . 56 msec \\
\hline CPBT & @HL. 2 & ; if @hl. 2 is high, low for 2.25 msec . \\
\hline CALL & D2_25 & ; otherwise, low for 1.125 msec . \\
\hline CALL & D1_125 & \\
\hline CALL & D_560 & ; high for . 56 msec \\
\hline CPBT & @HL. 3 & ; if @hl. 3 is high, low for 2.25 msec . \\
\hline CALL & D2_25 & ; otherwise, low for 1.125 msec . \\
\hline CALL & D1_125D & \\
\hline RET & & \\
\hline
\end{tabular}
;;, delay time subroutine by programming \(\qquad\)
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{D_560} & MOV & L,\#0 & \\
\hline & SETB & P2,(L) & \\
\hline \multirow[t]{5}{*}{;} & MOV & L,\#0CH & \\
\hline & MOV & H,\#4 & \\
\hline & DECS & L & \\
\hline & JP & .-2 & \\
\hline & MOV & H,\#4 & \\
\hline \multirow[t]{4}{*}{} & MOV & L,\#0 & \\
\hline & CLRB & P2.(L) & \\
\hline & MOV & L,A & \\
\hline & RET & & \\
\hline \multirow[t]{2}{*}{D4_5D} & MOV & L,\#02H & ; delay time 4.5 msec \\
\hline & JP & .+2 & \\
\hline \multirow[t]{7}{*}{D4_5} & MOV & L,\#06H & \\
\hline & DECS & L & \\
\hline & JP & -1 & \\
\hline & MOV & L,\#05H & \\
\hline & CLR & A & \\
\hline & ADDS & A,\#0BH & \\
\hline & MOV & H,\#4 & \\
\hline \multirow[t]{4}{*}{D_A} & DECS & A & \\
\hline & JP & .-2 & \\
\hline & DECS & L & \\
\hline & JP & .-6 & \\
\hline
\end{tabular}
```

