### 2.5W Mono Filter-Free Class-D Audio Power Amplifier

## GENERAL DESCRIPTION

The BF6511AC2 is a 2.5 W high efficiency, filter-free, mono, class-D audio power amplifier (class-D amp) in a $1.48 \mathrm{~mm} \times 1.48 \mathrm{~mm}$ wafer chip scale package (WCSP). A frequency jittering technology and optimized PWM architecture reduces EMI and eliminates the output filter, reducing external component count, board area consumption, system cost, and simplifying design.
Features like 88\% efficiency, -78dB PSRR, improved RF-rectification immunity, and small total PCB area make the BF6511AC2 class-D amp ideal for cellular handsets. A fast start-up time of 1 mS with minimal pop makes the BF6511AC2 ideal for PDA applications.
The BF6511AC2 features a low-power consumption shutdown mode. Shutdown may be enabled by driving the Shutdown pin to a logic low (GND).
The BF6511AC2 allows independent gain while summing input signals from separate sources. Output short circuit and thermal overload protection prevent the device from damage during fault conditions. Under voltage protection is available when the supply voltage is too low.

## FEATURES

- Frequency jittering technology reduces EMI
- ESD susceptibility is over 3.5 kV in human body mode
- Efficiency with an $8 \Omega$ speaker:
$88 \%$ at $3.6 \mathrm{~V}, 400 \mathrm{~mW}$
$80 \%$ at $3.6 \mathrm{~V}, 100 \mathrm{~mW}$
$88 \%$ at $5 \mathrm{~V}, 1 \mathrm{~W}$
- $\quad 2.9 \mathrm{~mA}$ quiescent current at 3.6 V power supply voltage and $0.2 \mu \mathrm{~A}$ shutdown current
- Optimized PWM output stage eliminates LC output filter
- Improved PSRR (-78 dB) and wide supply voltage ( 2.5 V to 5.5 V ) eliminates need for a voltage regulator
- Fully differential design eliminates bypass capacitor
- Improved CMRR eliminates two input coupling capacitors
- "Click and pop" suppression circuitry
- Fast start-up time of 1 mS
- Wafer chip scale packaging (WCSP-9)


## APPLICATIONS

- Wireless or Cellular Handsets
- PDAs
- Portable electronic devices


BF6511AC2 EMI Emissions

## TYPICAL APPLICATION



## PIN CONFIGURATION



| PIN | NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| A1 | IN+ | I | Positive differential input |
| A2 | GND | I | High-current ground |
| A3 | VO- | O | Negative BTL output |
| B1 | VDD | I | Power supply |
| B2 | PVDD | I | Power supply |
| B3 | PGND | I | Power ground |
| C1 | IN- | I | Negative differential input |
| C2 | $\overline{\text { SHUTDOWN }}$ | I | Shutdown terminal (active low logic) |
| C3 | VO+ | O | Positive BTL output |

## FUNCTIONAL BLOCK DIAGRAM



Notes: Total gain $=2 * 150 \mathrm{k} \Omega / \mathrm{R}_{\mathrm{l}}$
Oc: Over Current
Uv: Under Voltage
Ot: Over Temperature

## ORDERING INFORMATION

| Orderable Device | Package Type | Package Qty | Marking $^{\text {(Note) }}$ | ${\text { Operating Temperature range } \mathrm{T}_{\mathrm{A}}}^{\text {BF6511AC2 }}$ |
| :--- | :--- | :--- | :--- | :--- |
| WCSP-9 Pb-Free (RoHS) | 3000 | AAB <br> YWD | $-40 \sim 85^{\circ} \mathrm{C}$ |  |

Note: $Y$ =Year
W =Week
D =Day

## ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range unless otherwise noted. Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

| PARAMETER | RANGE |
| :--- | :---: |
| VDD/PVDD $\quad$ Supply Voltage | -0.3 V to 6.0 V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage |
| Power Dissipation(Note1) | -0.3 V to VDD +0.3 V |
| ESD Susceptibility, all other pins(Note2) | Internally Limited |
| $\mathrm{T}_{J}$ | Operating Junction Temperature |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature |
| Lead temperature 1,6 mm(1/16 inch) from case for 10 seconds | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| $\Theta_{\mathrm{JA}}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

Note1: The maximum power dissipation must be derated at elevated temperatures and is dictated by $T_{\text {JMAX }}, \theta_{\mathrm{JA}}$, and the ambient temperature $T_{A}$. The maximum allowable power dissipation is $\mathrm{P}_{\mathrm{DMAX}}=\left(\mathrm{T}_{\mathrm{JMAX}}-T_{A}\right) / \theta_{\mathrm{JA}}$ or the number given in Absolute Maximum Ratings, whichever is lower. For the BF6511AC2, $\mathrm{T}_{\text {JMAX }}=$ $150^{\circ} \mathrm{C}$. The typical $\theta_{\mathrm{JA}}$ is $90^{\circ} \mathrm{C} / \mathrm{W}$ for the WCSP package.
Note2: Human body model, 100 pF discharged through a $1.5 \mathrm{k} \Omega$ resistor.
Note3: For the 9-Pin WCSP package, the $\theta_{\mathrm{JA}}$ is highly dependent of the PCB Heatsink area. For example, $\theta_{\mathrm{JA}}$ can equal $195^{\circ} \mathrm{C} / \mathrm{W}$ with $50 \mathrm{~mm}^{2}$ total area and also $135^{\circ} \mathrm{C} / \mathrm{W}$ with $500 \mathrm{~mm}^{2}$. When using ground and power planes, the value is around $90^{\circ} \mathrm{C} / \mathrm{W}$.

## OPERATING RATINGS

|  | PARAMETER | RANGE |
| :--- | :--- | :---: |
| VDD/PVDD | Supply Voltage | 2.5 V to 5.5 V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Free-air Temperature | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| PARAMETER | CONDITION | MIN | TYP | MAX | UNIT |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage, the chip woks | $\mathrm{VDD}=2.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 1.4 |  | VDD | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage, the chip is <br> shut-down | $\mathrm{VDD}=2.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 0 |  | 0.4 | V |
| $\mathrm{R}_{\mathrm{I}}$ | Input resistor | $\mathrm{Gain} \leq 20 \mathrm{~V} / \mathrm{V}(26 \mathrm{~dB})$ | 15 | 150 |  | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\mathrm{IC}}$ | Common mode input voltage range | $\mathrm{VDD}=2.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$, <br> $\mathrm{CMRR} \leq-49 \mathrm{~dB}$ | 1.5 |  | $\mathrm{VDD}-0.8$ | V |

## ELECTRICAL CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| PARAMETER |  | TEST CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \|Vos| | Output offset voltage (measured differentially) | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=2 \mathrm{~V} / \mathrm{V}, \mathrm{VDD}=2.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ |  | 2 | 25 | mV |
| PSRR | Power supply rejection ratio | $\mathrm{VDD}=2.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ |  | -78 | -55 | dB |
| CMRR | Common mode rejection ratio | $\begin{aligned} & \mathrm{VDD}=2.5 \mathrm{~V} \sim 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IC}}=\mathrm{VDD} / 2 \sim 0.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IC}}=\mathrm{VDD} / 2 \sim \mathrm{VDD}-8 \end{aligned}$ |  | -68 | -49 | dB |
| $\left\|\\|_{1 H}\right\|$ | High-level input current | $\mathrm{VDD}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=5.8 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| \| $\\|_{\text {LIL }}$ | Low-level input current | $\mathrm{VDD}=5.5 \mathrm{~V}, \mathrm{~V}_{1}=-0.3 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {(Q) }}$ | Quiescent current | $\mathrm{VDD}=5.5 \mathrm{~V}$, no load |  | 3.8 | 5 | mA |
|  |  | $\mathrm{VDD}=3.6 \mathrm{~V}$, no load |  | 2.9 | 4 |  |
|  |  | $\mathrm{VDD}=2.5 \mathrm{~V}$, no load |  | 2.4 | 3.2 |  |
| $\mathrm{I}_{(\text {SD) }}$ | Shutdown current | $\mathrm{V}_{(\text {ShUtDown }}=0.35 \mathrm{~V}$, $\mathrm{VDD}=2.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ |  | 0.2 | 2 | $\mu \mathrm{A}$ |
| $\mathrm{r}_{\text {DS(on) }}$ | Static drain-source on-state resistance | $\mathrm{V} D \mathrm{D}=2.5 \mathrm{~V}$ |  | 500 |  | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V} D \mathrm{D}=3.6 \mathrm{~V}$ |  | 400 |  |  |
|  |  | $\mathrm{V} D \mathrm{D}=5.5 \mathrm{~V}$ |  | 300 |  |  |
| Output impedance in SHUTDOWN |  | $\mathrm{V}_{\text {(SHUTDOWN) }}=0.4 \mathrm{~V}$ |  | >1 |  | k $\Omega$ |
| $\mathrm{f}_{\text {(sw) }}$ | Switching frequency | $\mathrm{V} D \mathrm{D}=2.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 180 |  | 330 | kHz |
| GAIN |  | $\mathrm{VDD}=2.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $\begin{gathered} \hline 215 \mathrm{k} \Omega \\ / \mathrm{R}_{\mathrm{I}} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 300 \mathrm{k} \Omega \\ / \mathrm{R}_{\mathrm{I}} \end{gathered}$ | $\begin{gathered} 315 \mathrm{k} \Omega \\ / \mathrm{R}_{\mathrm{I}} \\ \hline \end{gathered}$ | V/V |
| Resistance from shutdown to GND |  |  |  | 300 |  | k $\Omega$ |

## OPERATING CHARACTERISTICS

$\left(T_{A}=25^{\circ} \mathrm{C}\right.$, Gain $=2 \mathrm{~V} / \mathrm{V}, \mathrm{RL}=8 \Omega$, unless otherwise noted $)$

| PARAMETER |  | TEST CONDITION |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PO | Output power | THD $+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, \mathrm{RL}=4 \Omega$ | $\mathrm{VDD}=5 \mathrm{~V}$ |  | 2.96 |  | W |
|  |  |  | $\mathrm{V} D \mathrm{D}=3.6 \mathrm{~V}$ |  | 1.5 |  |  |
|  |  |  | $\mathrm{V} D \mathrm{D}=2.5 \mathrm{~V}$ |  | 0.68 |  |  |
|  |  | THD $+\mathrm{N}=1 \%, \mathrm{f}=1 \mathrm{kHz}, \mathrm{RL}=4 \Omega$ | $\mathrm{V} D \mathrm{~L}=5 \mathrm{~V}$ |  | 2.4 |  |  |
|  |  |  | $\mathrm{VDD}=3.6 \mathrm{~V}$ |  | 1.23 |  |  |
|  |  |  | $\mathrm{V} D \mathrm{D}=2.5 \mathrm{~V}$ |  | 0.56 |  |  |
|  |  | THD $+\mathrm{N}=10 \%, \mathrm{f}=1 \mathrm{kHz}, \mathrm{RL}=8 \Omega$ | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |  | 1.7 |  |  |
|  |  |  | $\mathrm{V} D \mathrm{D}=3.6 \mathrm{~V}$ |  | 0.88 |  |  |
|  |  |  | $\mathrm{VDD}=2.5 \mathrm{~V}$ |  | 0.4 |  |  |
|  |  | $\mathrm{THD}+\mathrm{N}=1 \%, \mathrm{f}=1 \mathrm{kHz}, \mathrm{RL}=8 \Omega$ | $\mathrm{VDD}=5 \mathrm{~V}$ |  | 1.4 |  |  |
|  |  |  | $\mathrm{VDD}=3.6 \mathrm{~V}$ |  | 0.71 |  |  |
|  |  |  | $\mathrm{V} D \mathrm{D}=2.5 \mathrm{~V}$ |  | 0.33 |  |  |
| THD+N | Total harmonic distortion plus noise | $\mathrm{VDD}=5 \mathrm{~V}, \mathrm{PO}=1 \mathrm{~W}, \mathrm{RL}=8 \Omega, \mathrm{f}=1 \mathrm{kHz}$ |  |  | 0.25 |  |  |
|  |  | $\mathrm{VDD}=3.6 \mathrm{~V}, \mathrm{PO}=0.5 \mathrm{~W}, \mathrm{RL}=8 \Omega, \mathrm{f}=1 \mathrm{kHz}$ |  |  | 0.23 |  | \% |
|  |  | $\mathrm{VDD}=2.5 \mathrm{~V}, \mathrm{PO}=200 \mathrm{~mW}, \mathrm{RL}=8 \Omega, \mathrm{f}=1 \mathrm{kHz}$ |  |  | 0.15 |  |  |
| $\mathrm{k}_{\text {svR }}$ | Supply ripple rejection ratio | VDD $=3.6 \mathrm{~V}$, Inputs ac -grounded with $\mathrm{C}_{\mathrm{l}}=2 \mu \mathrm{~F} \mathrm{f}=217$ $\mathrm{Hz}, \mathrm{V}_{\text {(RIPPLE) }}=200 \mathrm{mVpp}$ |  |  | -64 |  | dB |
| SNR | Signal-to-noise ratio | $\mathrm{VDD}=5 \mathrm{~V}, \mathrm{PO}=1 \mathrm{~W}, \mathrm{RL}=8 \Omega$ |  |  | 90 |  | dB |
| Vn | Output voltage noise | VDD $=3.6 \mathrm{~V}, \mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz , Inputs ac-grounded with $\mathrm{C}_{\mathrm{l}}=2 \mu \mathrm{~F}$ | No weighting |  | 160 |  | $u V_{\text {RMS }}$ |
|  |  |  | A weighting |  | 100 |  |  |
| CMRR | Common mode rejection ratio | $\mathrm{VDD}=3.6 \mathrm{~V}, \mathrm{VIC}=1 \mathrm{Vpp} \quad \mathrm{f}=217 \mathrm{~Hz}$ |  |  | -68 |  | dB |
| $\mathrm{Z}_{1}$ | Input impedance |  |  | 125 | 150 | 175 | k ת |
| Start-up time from shutdown |  | $\mathrm{VDD}=3.6 \mathrm{~V}$ |  |  | 1 |  | mS |

## TYPICAL PERFORMANCE CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted)









THD +N vs Output Power


THD+N vs Output Power


THD+N vs Frequency





THD+N vs Frequency

Supply Ripple Rejection Ratio vs Frequency


Supply Ripple Rejection Ratio vs Frequency






## APPLICATION INFORMATION

## FULLY DIFFERENTIAL AMPLIFIER

The BF6511AC2 is a fully differential amplifier with differential inputs and outputs. The fully differential amplifier consists of a differential amplifier and a common-mode amplifier. The differential amplifier ensures that the amplifier outputs a differential voltage on the output that is equal to the differential input times the gain. The common-mode feedback ensures that the common-mode voltage at the output is biased around VDD/2 regardless of the common-mode voltage at the input. The fully differential BF6511AC2 can still be used with a single-ended input; however, the BF6511AC2 should be used with differential inputs when in a noisy environment, like a wireless handset, to ensure maximum noise rejection.

## ADVANTAGES OF FULLY DIFFERENTIAL AMPLIFIERS

Input-coupling capacitors not required: a fully differential amplifier allows the inputs to be biased at voltage other than mid-supply. For example, if a codec has a midsupply lower than the midsupply of the BF6511AC2, the common-mode feedback circuit will adjust, and the BF6511AC2 outputs will still be biased at midsupply of the BF6511AC2. The inputs of the BF6511AC2 can be biased from 0.5 V to $\mathrm{VDD}-0.8 \mathrm{~V}$. If the inputs are biased outside of that range, input-coupling capacitors are required.
Midsupply bypass capacitor, $\mathrm{C}_{\text {(BYPASS) }}$, not required: The fully differential amplifier does not require a bypass capacitor. This is because any shift in the midsupply affects both positive and negative channels equally and cancels at the differential output.
Better RF-immunity: GSM handsets save power by turning on and shutting off the RF transmitter at a rate of 217 Hz . The transmitted signal is picked-up on input and output traces. The fully differential amplifier cancels the signal much better than the typical audio amplifier.

## FREQUENCY JITTERING MODULATION

The BF6511AC2 features a fitlerless frequency jittering modulation scheme that eliminates the need for output filters, ferrite beads or chokes. The switching frequency varies from 180 kHz to 330 kHz , reducing the wideband spectral contend, improving EMI emissions radiated by the speaker and associated cables
and traces. Where a fixed frequency class D exhibits large amounts of spectral energy at multiples of the switching frequency, the frequency jittering architecture of the BF6511AC2 spreads that energy over a larger bandwidth. The cycle-to-cycle variation of the switching period does not affect the audio reproduction of efficiency. The EMI emissions of BF6511AC2 is tested in the measurement conditions of European Standard EN 55022, with output cable area of $1100 \mathrm{~mm} * 5.04 \mathrm{~mm}$.

## COMPONENT SELECTION

Figure 1 shows the BF6511AC2 typical schematic with differential inputs and Figure 2 shows the BF6511AC2 with differential inputs and input capacitors, and Figure 3 shows the BF6511AC2 with single-ended inputs. Differential inputs should be used whenever possible because the single-ended inputs are much more susceptible to noise.


Figure 1. Typical BF6511AC2 Application Schematic with Differential Input for a Wireless Phone


Figure 2. BF6511AC2 Application Schematic with Differential Input and Input Capacitors


Figure 3. BF6511AC2 Application Schematic with Single-Ended Input

TYPICAL COMPONENT VALUES

| COMPONENT | DESCRIPTION | VALUE |
| :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{l}}$ | Input Resistors | $150 \mathrm{k} \Omega( \pm 0.5 \%)$ |
| $\mathrm{C}_{\mathrm{s}}$ | Decoupling Capacitor | $1 \mu \mathrm{~F}(+22 \%,-80 \%)$ |
| $\mathrm{C}_{\mathrm{l}}$ | Input Capacitor | $3.3 \mathrm{nF}( \pm 10 \%)$ |

Note: $\mathrm{C}_{1}$ is only needed for single-ended input or if $\mathrm{V}_{\text {Iсм }}$ is not between 0.5 V and $\mathrm{VDD}-0.8 \mathrm{~V} . \mathrm{C}_{I}=$ 3.3 nF (with $\mathrm{R}_{\mathrm{l}}=150 \mathrm{k} \Omega$ ) gives a high-pass corner frequency of 321 Hz .

## INPUT RESISTORS R ${ }_{\mathbf{I}}$

The input resistors $\left(\mathrm{R}_{\mathrm{l}}\right)$ set the gain of the amplifier according to Equation 1.
Gain=2 $\times 150 \mathrm{k} \Omega / \mathrm{R}_{\mathrm{l}}$
(V/V)
Resistor matching is very important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and cancellation of the second harmonic distortion diminish if resistor mismatch occurs. Therefore, it is recommended to use $1 \%$ tolerance resistors or better to keep the performance optimized. Matching is more important than overall tolerance. Resistor arrays with $1 \%$ matching can be used with a tolerance greater than $1 \%$. Place the input resistors very close to the BF6511AC2 to limit noise injection on the high-impedance nodes.
For optimal performance the gain should be set to $2 \mathrm{~V} / \mathrm{V}$ or lower. Lower gain allows the BF6511AC2 to operate at its best, and keeps a high voltage at the input making the inputs less susceptible to noise.

## DECOUPLING CAPACITOR $\mathrm{C}_{\mathrm{s}}$

The BF6511AC2 is a high-performance class-D audio amplifier that requires adequate power supply decoupling to ensure the efficiency is high and total harmonic distortion (THD) is low. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically $1 \mu \mathrm{~F}$, placed as close as possible to the device VDD lead works best. Placing this decoupling capacitor close to the BF6511AC2 is very important for the efficiency of the class-D amplifier, because any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency. For filtering lower-frequency noise signals, a $10 \mu \mathrm{~F}$ or greater capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device.

## INPUT CAPACITOR C ${ }_{1}$

The BF6511AC2 does not require input coupling capacitors if the design uses a differential source that is biased from 0.5 V to VDD- 0.8 V (shown in Figure 1). If the input signal is not biased within the recommended common-mode input range, if needing to use the input as a high pass filter (shown in Figure 2), or if using a single-ended source (shown in Figure 3), input coupling capacitors are required. The input capacitors and input resistors form a high-pass filter with the corner frequency, fc, determined in Equation 2.

$$
\begin{equation*}
f_{\bar{c}}=\frac{1}{2 \pi R_{I} C_{I}} \tag{2}
\end{equation*}
$$

The value of the input capacitor is important to consider as it directly affects the bass (low frequency) performance of the circuit. Speakers in wireless phones cannot usually respond well to low frequencies, so the corner frequency can be set to block low frequencies in this application. Equation 3 is reconfigured to solve for the input coupling capacitance.

$$
\begin{equation*}
C_{I}=\frac{1}{2 \pi R_{I} f_{C}} \tag{3}
\end{equation*}
$$

If the corner frequency is within the audio band, the capacitors should have a tolerance of $\pm 10 \%$ or better, because any mismatch in capacitance causes an impedance mismatch at the corner frequency and below.
For a flat low-frequency response, use large input coupling capacitors ( $1 \mu \mathrm{~F}$ ). However, in a GSM phone the ground signal is fluctuating at 217 Hz , but the signal from the codec does not have the same 217 Hz fluctuation. The difference between the two signals is amplified, sent to the speaker, and heard as a 217 Hz hum.

## SUMMING INPUT SIGNALS WITH THE BF6511AC2

Most wireless phones or PDAs need to sum signals at the audio power amplifier or just have two signal sources that need separate gain. The BF6511AC2 makes it easy to sum signals or use separate signal sources with different gains. Many phones now use the same speaker for the earpiece and ringer, where the wireless phone would require a much lower gain for the phone earpiece than for the ringer. PDAs and phones that have stereo headphones require summing of the right and left channels to output the stereo signal to the mono speaker.

## SUMMING TWO DIFFERENTIAL SIGNALS

Two extra resistors are needed for summing differential signals (a total of 5 components). The gain for each input source can be set independently (see Equation 4 and Equation 5, and Figure 4).

Gain $1=\frac{V_{O}}{V_{I 1}}=2 \times \frac{150 \mathrm{k} \Omega}{R_{I 1}}$
Gain2 $=\frac{V_{O}}{V_{I 2}}=2 \times \frac{150 \mathrm{k} \Omega}{R_{I 2}}$
If summing left and right inputs with a gain of $1 \mathrm{~V} / \mathrm{V}$, use $\mathrm{R}_{11}=\mathrm{R}_{12}=300 \mathrm{k}$
If summing a ring tone and a phone signal, set the ring-tone gain to Gain $2=2 \mathrm{~V} / \mathrm{V}$, and the phone gain to gain1 $=0.1 \mathrm{~V} / \mathrm{V}$. The resistor values would be: $\mathrm{R}_{11}=3 \mathrm{M}$, and $\mathrm{R}_{12}=150 \mathrm{k}$.


Figure 4. Application Schematic with BF6511AC2 Summing Two Differential Inputs

## SUMMING A DIFFERENTIAL INPUT SIGNAL AND A SINGLE-ENDED INPUT SIGNAL

Figure 5 shows how to sum a differential input signal and a single-ended input signal. Ground noise can couple in through $\mathrm{IN}+$ with this method. It is better to use differential inputs. The corner frequency of the single-ended input is set by $\mathrm{C}_{12}$, shown in Equation 8 . To assure that each input is balanced, the single-ended input must be driven by a low-impedance source even if the input is not in use

Gain1 $=\frac{V_{O}}{V_{I 1}}=2 \times \frac{150 \mathrm{k} \Omega}{R_{I 1}}(\mathrm{~V} / \mathrm{V})$.
Gain2 $=\frac{V_{O}}{V_{I 2}}=2 \times \frac{150 \mathrm{k} \Omega}{R_{I 2}}(\mathrm{~V} / \mathrm{V})$.
$C_{I 2}=\frac{1}{2 \pi R_{I 2} f_{C 2}}$
If summing a ring tone and a phone signal, the phone signal should use a differential input signal while the ring tone might be limited to a single-ended signal. Phone gain is set at gain $1=0.1 \mathrm{~V} / \mathrm{V}$, and the ring-tone gain is set to gain $2=2 \mathrm{~V} / \mathrm{V}$, the resistor values would be
$\mathrm{R}_{11}=3 \mathrm{M} \Omega$, and $\mathrm{R}_{12}=150 \mathrm{k} \Omega$.
The high pass corner frequency of the single-ended input is set by $\mathrm{C}_{12}$. If the desired corner frequency is less than 20 Hz .

$$
\begin{equation*}
C_{I 2}>\frac{1}{2 \pi \times 150 \mathrm{k} \Omega \times 20 \mathrm{~Hz}}=53 p F \tag{9}
\end{equation*}
$$



Figure 5. Application Schematic with BF6511AC2 Summing Differential Input and Single-Ended Input Signals

## SUMMING TWO SINGLE-ENDED INPUT SIGNALS

Four resistors and three capacitors are needed for summing single-ended input signals. The gain and corner frequencies (fc1 and fc2) for each input source can be set independently (see Equation 11 through Equation 14, and Figure 6). Resistor, $R_{P}$, and capacitor, $C_{P}$, are needed on the $I N+$ terminal to match the impedance on the IN - terminal. The single-ended inputs must be driven by low impedance sources even if one of the inputs is not outputting an ac signal.
Gain1 $=\frac{V_{O}}{V_{I 1}}=2 \times \frac{150 \mathrm{k} \Omega}{R_{I 1}}(\mathrm{~V} / \mathrm{V})$.
Gain2 $=\frac{V_{O}}{V_{I 2}}=2 \times \frac{150 \mathrm{k} \Omega}{R_{I 2}}(\mathrm{~V} / \mathrm{V})$.


Figure 6. Application Schematic with BF6511AC2 Summing Two Single-Ended Inputs

## ELIMINATING THE OUTPUT FILTER WITH THE BF6511AC2

This section focuses on why the user can eliminate the output filter with the BF6511AC2.

## EFFECT ON AUDIO

The class-D amplifier outputs a pulse-width modulated (PWM) square wave, which is the sum of the switching waveform and the amplified input audio signal. The human ear acts as a band-pass filter such that only the frequencies between approximately 20 Hz and 20 kHz are passed. The switching frequency components are much greater than 20 kHz , so the only signal heard is the amplified input audio signal.

## BF6511AC2 MODULATION SCHEME

The BF6511AC2 uses a modulation scheme that still has each output switching from 0 to the supply voltage. However, OUT+ and OUT- are now in phase with each other with no input. The duty cycle of OUT+ is greater than $50 \%$ and OUT- is less than $50 \%$ for positive voltages. The duty cycle of OUT+ is less than $50 \%$ and OUT- is greater than $50 \%$ for negative voltages. The voltage across the load sits at 0 volts throughout most of the switching period greatly reducing the switching current, which reduces any $I^{2} R$ losses in the load.

## WHEN TO USE AN OUTPUT FILTER

Design the BF6511AC2 without an output filter if the traces from amplifier to speaker are short. The BF6511AC2 passed FCC and CE radiated emissions with no shielding with speaker trace wires 100 mm long or less. Wireless handsets and PDAs are great applications for class-D without a filter.
A ferrite bead filter can often be used if the design is failing radiated emissions without an LC filter, and the frequency sensitive circuit is greater than 1 MHz . This is good for circuits that just have to pass FCC and CE because FCC and CE only test radiated emissions greater than 30 MHz . If choosing a ferrite bead, choose one with high impedance at high frequencies, but very low impedance at low frequencies. Use an LC output filter if there are low frequency ( $<1 \mathrm{MHz}$ ) EMI sensitive circuits and/or there are long leads from amplifier to speaker.
Figure 7 and Figure 8 show typical ferrite bead and LC output filters.


Figure 7. Typical Ferrite Chip Bead Filter (Chip bead example: NEC/Tokin: N2012ZPS121)


Figure 8. Typical LC Output Filter, Cutoff Frequency of 27 kHz

PACKAGING INFORMATION

| Orderable <br> Device | Package Type | Pins | Package Qty | Eco Plan ${ }^{\text {Note1 }}$ | Peak Temp $^{\text {Note2 }}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| BF6511AC2 | WCSP | 9 | 3000 | Pb-Free (RoHS) | 245C-UNLIM |

Note1: Eco Plan -
Pb-Free (RoHS): BYD's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, BYD Pb-Free products are suitable for use in specified lead-free processes.
Note2: Peak Temp. -- Peak solder temperature.

## TAPE AND REEL INFORMATION



| Material |  |
| :--- | :--- |
| Carrier Tape | Tape width: 8 mm ; Length: 506 M |
|  | Pocket Pitch: 4 mm |
|  | Thickness: 0.23 mm |
| Cover Tape | Tape width: 5.3 mm ; Length: 500 M |
| Reel | PS (Blue) reel 7 ", 9 mm |
| Antistatic Adhesive Tapes | Width: 6 mm |

## PACKAGE DESCRIPTION (UNIT : мlLIMetre)



| SYMBOL | DIMENSION |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |
| D | 1.43 |  | 1.53 |
| E | 1.43 |  | 1.53 |
| F | 0.575 |  | 0.625 |
| F1 | 0.22 |  | 0.27 |
| F2 | 0.02 |  | 0.03 |
| J |  | 1.0 |  |
| J1 |  | 0.5 |  |
| S |  | 1.0 |  |
| S1 |  | 0.5 |  |

## RESTRICTIONS ON PRODUCT USE

- The information contained herein is subject to change without notice.
- BYD Microelectronics Co., Ltd. (short for BME) exerts the greatest possible effort to ensure high quality and reliability. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing BME products, to comply with the standards of safety in making a safe design for the entire system, including redundancy, fire-prevention measures, and malfunction prevention, to prevent any accidents, fires, or community damage that may ensue. In developing your designs, please ensure that BME products are used within specified operating ranges as set forth in the most recent BME products specifications.

The BME products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These BME products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of BME products listed in this document shall be made at the customer's own risk.

BME is not responsible for any problems caused by circuits or diagrams described herein whose related industrial properties, patents, or other rights belong to third parties. The application circuit examples explain typical applications of the products, and do not guarantee the success of any specific mass-production design.

