

# 1.5MHz, 600mA, High Efficiency PWM Step-Down DC/DC Converter

### **General Description**

The RT8008 is a high-efficiency pulse-width-modulated (PWM) step-down DC-DC converter. Capable of delivering

600mA output current over a wide input voltage range from

2.5V to 5.5V, the RT8008 is ideally suited for portable electronic devices that are powered from 1-cell Li-ion battery or from other power sources within the range such

### as entails yn thoo as us Decision distributes the light and the control of the co

Feduces conduction loss at PWM mode. No external Schottky diode is required in practical application. The RT8008 automatically turns off the synchronous rectifier while the inductor current is low and enters discontinuous

PWM mode. This can increase efficiency at light load condition.

The RT8008 enters Low-Dropout mode when normal PWM

cannot provide regulated output voltage by continuously turning on the upper P-MOSFET. RT8008 enter shutdown

mode and consumes less than  $0.1\mu\text{A}$  when EN pin is


pulled The switching ripple is easily smoothed-out by small low package filtering elements due to a fixed operation frequency of 1.5MHz. This along with small SOT-23-5 and

TSOT-23-5 package provides small PCB area application.

Other features include soft start, lower internal reference

voltage with 2% accuracy, over temperature protection,

# and over current protection. **Pin Configurations**



SOT-23-5/TSOT-23-5


#### **Features**

- +2.5V to +5.5V Input Range
- Adjustable Output From 0.6V to V<sub>IN</sub>
- 1.0V, 1.2V, 1.5V, 1.8V, 2.5V and 3.3V Fixed/ Adjustable Output Voltage
- 600mA Output Current, 1A Peak Current
- 95% Efficiency
- No Schottky Diode Required
- 1.5MHz Fixed-Frequency PWM Operation
- Small SOT-23-5 and TSOT-23-5 Package
- RoHS Compliant and 100% Lead (Pb)-Free

### **Applications**

- Cellular Telephones
- . Personal Information
- Whelesseand DSL Modems
- MP3 Players
- Portable Instruments

### **Ordering Information**



#### Note:

RichTek Pb-free and Green products are:

▶RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

33:3.3V

- Suitable for use in SnPb or Pb-free soldering processes.
- ▶100% matte tin (Sn) plating.



### **Typical Application Circuit**





Figure 1. Fixed Voltage Regulator



with R2 =  $300k\Omega$  to  $60k\Omega$  so the  $I_{R2}$ =  $2\mu$ A to  $10\mu$ A,

and (R1 x C1) should be in the range between 3x10-6 and 6x10-6 for component selection.

Figure 2. Adjustable Voltage Regulator

#### **Layout Guide**




Figure 3

#### Layout note:


- 1. The distance that C  $\,$   $_{IN} connects$  to V  $\,$   $_{IN} is$  as close as possible (Under 2mm).
- 2. C<sub>OUT</sub>should be placed near RT8008.



# **Functional Pin Description**

Pin Number	Pin Name P	n Function	
1 EN Chi	p Enable (Activ	e High, do not leave EN pin floating, and V	<sub>EN</sub> < V <sub>IN</sub> + 0.6V).
2 GND G	round.		
3 LX Pin	for Switching.		
4 VIN Po	wer Input.		
5 FB/VO	UT Feedback Iı	nput Pin.	

# **Function Block Diagram**





### Absolute Maximum Ratings (Note 1)

Supply Input Voltage		6.5V
• Enable, FB Voltage		V <sub>IN</sub> + 0.6V
<ul> <li>Power Dissipation, P<sub>D</sub>@ T<sub>A</sub>= 25°C</li> </ul>		
SOT-23-5, TSOT-23-5		0.4W
Package Thermal Resistance (Note		
4)		250°C/W
4) \$87-23-5; T\$87-23-5; Ja		130°C/W
ullet function Temperature Range		150°C
• Lead Temperature (Soldering, 10 sec.)		260°C
Storage Temperature Range		65°C to 150°
• ÉSD Susceptibility	(Note	2)
HBM (Human Body Mode)		2kV
MM (Machine Mode)		200V
Becommended Operating Conditions (1) ( a)		

### **Recommended Operating Conditions** (Note 3)

Supply Input Voltage	2.5V to 5.5V
Junction Temperature Range	

### **Electrical Characteristics**

 $(V_{IN} = 3.6V, V_{OUT} = 2.5V, V_{REF} = 0.6V, L = 2.2\mu H, C_{IN} = 4.7\mu F, C_{OUT} = 10\mu F, T_A = 25^{\circ}C, I_{MAX} = 600 mA unless otherwise specified)$ 

Parameter Symbol		mbol	Test Conditions Min		Тур	Max U	nits
Input Voltage R	ange	V <sub>IN</sub>	2.5 5.5 V				
Quiescent Curre	scent Current $I_Q I$ OUT = 0mA, $V_{FB} = V_{REF} + 5\%$ 5		50	100		μΑ	
Shutdown Curre	hutdown Current I <sub>SHDN</sub> EN = GND 0.1 1		EN = GND 0.1 1				μΑ
Reference Volta	ige	$V_{REF}$	For adjustable output voltage 0.588		0.6	0.612	V
Adjustable Outp	ut Range	V <sub>OUT</sub>		$V_{REF}$		V <sub>IN</sub> – 0.2	V
		ΔV <sub>OUT</sub>	V <sub>IN</sub> = 2.2 to 5.5V, V <sub>OUT</sub> = 1.0V 0A < I <sub>OUT</sub> < 600mA	-3	+3	%	
		ΔV <sub>OUT</sub>	V <sub>IN</sub> = 2.2 to 5.5V, V <sub>OUT</sub> = 1.2V 0A < I <sub>OUT</sub> < 600mA	-3	+3	%	
Fix Output Voltage	Eiv	ΔV <sub>OUT</sub>	V <sub>IN</sub> = 2.2 to 5.5V, V <sub>OUT</sub> = 1.5V 0A < I <sub>OUT</sub> < 600mA	-3	+3	%	
	FIX	ΔV <sub>OUT</sub>	V <sub>IN</sub> = 2.2 to 5.5V, V <sub>OUT</sub> = 1.8V 0A < I <sub>OUT</sub> < 600mA	-3	+3	%	
Accuracy		ΔV <sub>OUT</sub>	V <sub>IN</sub> = 2.8 to 5.5V, V <sub>OUT</sub> = 2.5V 0A < I <sub>OUT</sub> < 600mA	-3	+3	%	
		ΔV <sub>OUT</sub>	V <sub>IN</sub> = 3.5 to 5.5V, V <sub>OUT</sub> = 3.3V 0A < I <sub>OUT</sub> < 600mA	-3	+3	%	
	Adjustable	$\Delta V_{OUT}$	$V_{IN}$ = V $_{OUT}$ + 0.2V to 5.5V, V $_{IN}$ $\geq$ 3.5V $_{OA}$ < I $_{OUT}$ < 600mA	-3	+3	%	
	Aujustable	4 V () ()	$V_{IN}$ = V <sub>OUT</sub> + 0.4V to 5.5V, V <sub>IN</sub> $\ge$ 2.2V 0A < I <sub>OUT</sub> < 600mA	-3	+3	%	



Parameter Symbol		Test Conditions Min			Тур	Max	Units
FB Input Current	I <sub>FB</sub>	V <sub>FB</sub> = V <sub>IN</sub>		-50	50	nA	
PMOSFET R <sub>ON</sub> P	DDQ(ON)		V <sub>IN</sub> = 3.6V	0.3	<b>}</b>		Ω
T WOO! ET RON!	RDS(ON)	$I_{OUT} = 200 \text{mA}$ $V_{IN} = 2.5 \text{V}$		0.4	1		22
NMOSFET R <sub>ON</sub> N	DDQ(QN)	I <sub>OUT</sub> = 200mA	V <sub>IN</sub> = 3.6V	0.2	25		Ω
THIOSI ET TON IN	RDS(ON)	1001 – 2001117	V <sub>IN</sub> = 2.5V	0.3	<b>3</b> 5		22
P-Channel Current Limit	I <sub>P(LM)</sub>	V <sub>IN</sub> = 2.5V to 5.5 V		1 1	I.8 A		
EN High-Level Input Voltage	V <sub>ENH</sub> V	<sub>IN</sub> = 2.5V to 5.5V		1.5	V		
EN Low-Level Input Voltage	V <sub>ENL</sub> V	<sub>IN</sub> = 2.5V to 5.5V		(	).4 V		
Undervoltage Lock Out threshold	1.8 V						
Hysteresis 0.1 V							
Oscillator Frequency	f <sub>OSC</sub> V	<sub>IN</sub> = 3.6V, I <sub>OUT</sub> = 10	00mA	1.2 1.	5 1.8 M	Hz	
Thermal Shutdown Temperature	T <sub>SD</sub>	160					°C
Min. On Time 50 ns							
Max. Duty Cycle 100					(	%	
LX Leakage Current V		$_{IN}$ = 3.6V, $V_{LX}$ = 0V or $V_{LX}$ = 3.6V		-1	1		μА


Note 1. Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for

stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.

- Note 2. Devices are ESD sensitive. Handling precaution recommended.
- Note 3. The device is not guaranteed to function outside its operating conditions.
- **Note 4.**  $\theta$  <sub>JA</sub>is measured in the natural convection at T  $_{A}$  = 25°C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Pin 2 of SOT-23-5/TSOT-23-5 packages is the case position for  $\theta$  measurement.

### RICHTEK

### **Typical Operating Characteristics**




2.533.544.555.5

Input Voltage (V)


-50-250255075100125

Temperature (°C)











#### **Applications Information**

The basic RT8008 application circuit is shown in Typical Application Circuit. External component selection is determined by the maximum load current and begins with

the selection of the inductor value and operating frequency  $_{\mbox{\scriptsize IN}}$  and C  $_{\mbox{\scriptsize OUT}}.$ 

#### followed by C

#### **Inductor Selection**

For a given input and output voltage, the inductor value and operating frequency determine the ripple current.

ripple current  $\Delta F$  increases with higher  $V_{IN}$  and decreases with higher inductance.

$$\Delta I_{L} = \left[ \frac{V_{OUT}}{\times Lf} \right] \left[ 1 - \frac{V_{OUT}}{V_{IN}} \right]$$

Having a lower ripple current reduces the ESR losses in the output capacitors and the output voltage ripple. Highest

efficiency operation is achieved at low frequency with small

Rippleasurable Thiarthoweventrequires ladding inductibble current  $0.4(I_{MAX})$ . The largest ripple current occurs at the highest  $V_{IN}$ . To guarantee that the ripple current stays below a specified maximum, the inductor value should be

chosen according to the following equation:

$$L = \left[ \underbrace{\begin{array}{c} V_{OUT} \\ \Delta If_{(MAX)} \end{array}}_{\times} \right] \left[ 1 - \frac{V_{OUT}}{V_{IN(MAX)}} \right]$$

#### Inductor Core Selection

Once the value for L is known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores,

forcing the use of more expensive ferrite or mollypermalloy

cores. Actual core loss is independent of core size for a fixed inductor value but it is very dependent on the inductance selected. As the inductance increases, core losses decrease. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core losses and are preferred

at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates "hard", which means that inductance collapses abruptly when the peak design

current is exceeded. This results in an abrupt increase in

inductor ripple current and consequent output voltage ripple.

Different low the name talk at the tenange the size

current and price/current relationship of an inductor.

Toroid or shielded pot cores in ferrite or permalloy materials

are small and don't radiate energy but generally cost more than powdered iron core inductors with similar characteristics. The choice of which style inductor to use

mainly depends on the price vs size requirements and any radiated field/EMI requirements.

#### CINand C OUTSelection

The input capacitance, C  $_{\rm IN}$ , is needed to filter the trapezoidal current at the source of the top MOSFET. To prevent large ripple voltage, a low ESR input capacitor sized for the maximum RMS current should be used. RMS

current is given by:

$$I_{RMS} = I_{OUT(MAX)} \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}}} - 1$$

This formula has a maximum at  $V_{IN}$ = 2V  $_{OUT}$ , where  $I_{RMS}$  =  $I_{OUT}/2$ . This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that ripple current ratings from

capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to further derate the

capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design.

The selection of  $C_{OUT}$  is determined by the effective resistance (ESR) that required to minimize voltage ripple

and load step transients, as well as the amount of bulk capacitance that is necessary to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response as described in a later section.

section. OUT, is determined by : The output ripple, 
$$\Delta V$$
 
$$\Delta V_{OUT} \leq \quad L\Delta ESR + \frac{1}{8fC_{OUT}}$$

The output ripple is highest at maximum input voltage since  $\Delta I_L$  increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, special



polymer, aluminum electrolytic and ceramic capacitors are

all available in surface mount packages. Special polymer

capacitors offer very low ESR but have lower capacitance

density than other types. Tantalum capacitors have the highest capacitance density but it is important to only use types that have been surge tested for use in switching

power supplies. Aluminum electrolytic capacitors have significantly higher ESR but can be used in costsensitive

applications provided that consideration is given to ripple

current ratings and long term reliability. Ceramic capacitors

have excellent low ESR characteristics but can have a high yoltage sonfficient and andible niezoelectric effects Avertable in the light of the l 6200 and the stranging ase sizes. Their high

current, high voltage rating and low ESR make them

for switching regulator applications. However, care must be taken when these capacitors are used at the input and

output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through

wires, a load step at the output can induce ringing at the and be/mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at V<sub>IN</sub>large enough to damage the

part.

#### **Output Voltage Programming**

The resistive divider allows the FBPin to sense a fraction of the output voltage as shown in Figure 4.




Figure 4. Setting the Output Voltage

For adjustable about voltage mode, the output voltage is set by an external resistive divider according to the following

equation:  $V_{OUT} = V_{REF}(1 + \frac{R1}{R2})$ 

where V<sub>REF</sub>is the internal reference voltage (0.6V typ.)

**Efficiency** Considerations

The efficiency of a switching regulator is equal to the output

power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as : Efficiency = 100% - (L1 + L2 + L3 + ...)

where L1, L2, etc. are the individual losses as a percentage

of input power. Although all dissipative elements in the circuit produce losses, two main sources usually account

for most of the losses: VIN guiescent current and I2R losses. The VIN quiescent current loss dominates the efficiency loss at very low load currents whereas the I2R loss dominates the efficiency loss at medium to high load

currents. In a typical efficiency plot, the efficiency curve at very low load currents can be misleading since the actual power lost is of no consequence.

Ϋ́ΙΝ quiescent current is due to two components

the DC bias current as given in the electrical characteristics

and the internal main switch and synchronous switch

charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high ton \$ 40 High again, a packet of charge ∆Q moves ffAeresulting ∆Q/∆t is the current out of Inthat is typically Marger than the DC bias current. In continuous mode.

 $I_{GATECHG} = f(Q_T + Q_B)$ 

where Q<sub>T</sub> and Q<sub>B</sub> are the gate charges of the internal top and bottom switches. Both the DC bias and gate charge losses are proportional to V<sub>IN</sub>and thus their effects will

be more pronounced at higher supply voltages. 2. I2R losses are calculated from the resistances of the internal switches, R swand external inductor R 1. In

continuous mode the average output current flowing through inductor L is "chopped" between the main switch

and the synchronous switch. Thus, the series resistance looking into the LX pin is a function of both top and bottom DS(ON)and the duty cycle (DC) as follows: MOSFET R

 $R_{SW} = R_{DS(ON)TOP} \times DC + R_{DS(ON)BOT} \times (1-DC)$ 

The R<sub>DS(ON)</sub> for both the top and bottom MOSFETs can obtained from the Typical Performance Characteristics



curves. Thus, to obtain  $I_2R$  losses, simply add  $R_{SW} to \; R \; _L$  and multiply the result by the square of the average output

current.

Other losses including C  $_{\rm IN}$ and C  $_{\rm OUT}$ ESR dissipative losses and inductor core losses generally account for less

than 2% of the total loss.

Thermal Considerations

The maximum power dissipation depends on the thermal

resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between

junction to ambient. The maximum power dissipation can

be calculated by following formula:

Where T  $_{J(MAX)}$  is the maximum operation junction temperature 125°C,  $_{T_A}$  is the ambient temperature and  $\theta_{JA}$  is the junction to arthred thermal resistance.

For recommended operating conditions specification of RT8008 DC/DC converter, where  $T_{(MAX)}$  is the maximum junction temperature of the die (125°C) and  $T_{A}$  is the maximum ambient temperature. The junction to ambient thermal resistance  $\theta_{A}$  is layout dependent. For SOT-23-5/TSOT-23-5 packages, the thermal resistance  $\theta_{A}$  is 250°C/W on the standard JEDEC 51-3 single-layer thermal test board. The maximum power dissipation at  $T_{A}$  = 25°C can be calculated by following formula :

 $P_{D(MAX)}$ = ( 125°C - 25°C ) / 250 = 0.4 W for SOT-23-5/ TSOT-23-5 packages

The maximum power dissipation depends on operating ambient temperature for fixed T  $_{J(MAX)}$ and thermal resistance  $\theta_{JA}$ . For RT8008 packages, the Figure 5 of

derating curves allows the designer to see the effect of rising ambient temperature on the maximum power allowed.

The value of junction to case thermal resistance  $\theta_{\ JC}$  is popular for users. This thermal parameter is convenient for users to estimate the internal junction operated temperature of packages while IC operating. It's independent of PCB layout, the surroundings airflow effects

and temperature difference between junction to ambient. The operated junction temperature can be calculated by following formula :

$$T_J = T_C + P_D x \theta_{JC}$$

DS8008-04 March 2007www.richtek.com


Where  $T_{\text{C}}$  is the package case (Pin 2 of package leads) temperature measured by thermal sensor,  $_{\text{D}}$  is the power dissipation defined by user's function and the  $\theta_{\text{JC}}$  is the junction to case thermal resistance provided by IC manufacturer. Therefore it's easy to estimate the junction

temperature by any condition.

#### Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When

a load step occurs,  $V_{OUT}$  immediately shifts by an amount equal to  $\Delta I_{LOAD}$  (ESR), where ESR is the effective series resistance of C  $_{OUT}$ .  $\Delta I_{LOAD}$  also begins to charge or discharge  $C_{OUT}$  generating a feedback error signal used by the regulator to return  $V_{OUT}$  to its steady-state value. During this recovery time,  $V_{OUT}$  can be monitored for overshoot or ringing that would indicate a stability problem.



Ambient Temperature (°C) Figure 5. Derating Curves for RT8008 Package

#### **Layout Considerations**

Follow the PCB layout guidelines for optimal performance of RT8008.

- ▶ For the main current paths as indicated in bold lines in Figure 6, keep their traces short and wide.
- ▶ Put the input capacitor as close as possible to the device (VIN and GND).
- LX node is with high frequency voltage swing and shouldept small area. Keep analog components away from

LX node to prevent stray capacitive noise pick-up.

### RICHTEK

- ▶ Connect feedback network behind the output capacitors he loop area small. Place the feedback components near the RT8008.
- ▶ Connect all analog grounds to a command node and then connect the command node to the power ground behind the output capacitors.
- ▶ An example of 2-layer PCB layout is shown in Figure 7 to Figure 8 for reference.






Figure 6. EVB Schematic





#### Suggested Inductors


Component	Series	Inductance	DCR	Current Rating	Dimensions
Supplier	Series	<b>(μH)</b>	(m $\Omega$ )	(mA)	(mm)
TAIYO YUDEN	NR 3015 2.2	60 1480 3 x 3 x	1.5		
TAIYO YUDEN	NR 3015 4.7	120 1020 3 x 3 x	( 1.5		
Sumida	CDRH2D14 2.	2 75 1500 4.5 x	3.2 x 1.55		
Sumida	CDRH2D14 4.	7 135 1000 4.5 x	3.2 x 1.55	•	
GOTREND	GTSD32 2.2	58 1500 3.85 x 3	3.85 x 1.8		
GOTREND	GTSD32 4.7	146 1100 3.85 x	3.85 x 1.8		

#### Suggested Capacitors for C<sub>N</sub>and C<sub>OUT</sub>

Component Supplier Par	t No. Capacitance (μF) Case :	Size	
TDK	C1608JB0J475M 4.7 06	03	
TDK	C2012JB0J106M 10 080	5	
MURATA	GRM188R60J475KE19 4.7	0603	
MURATA	GRM219R60J106ME19 10	0805	
MURATA	GRM219R60J106KE19 10	0805	
TAIYO YUDEN	JMK107BJ475RA 4.7 06	03	
TAIYO YUDEN JMK10	7BJ106MA 10 0603		
TAIYO YUDEN JMK2	2BJ106RD 10 0805		




# **Outline Dimension**



Symbol	Dimensions In Millimeters		Dimensions In Inches	
Symbol	Min Max	Min Max		
A 0.889	1.295 0.035 0.	051		
A1 0.000	0.152 0.000 0	006		
B 1.397	1.803 0.055 0.	071		
b 0.356	0.559 0.014 0.0	)22		
C 2.591	2.997 0.102 0.	118		
D 2.692	3.099 0.106 0.	122		
e 0.838	1.041 0.033 0.0	)41		
H 0.080	0.254 0.003 0.0	10		
L 0.300	0.610 0.012 0.0	24		

**SOT-23-5 Surface Mount Package** 





Symbol	Dimensions In Millimeters		Dimensions In Inches	
Syllibol	Min Max	Min Max		
A 0.700	1.000 0.028 0.0	39		
A1 0.000	0.100 0.000 0.0	04		
B 1.397	1.803 0.055 0.0	71		
b 0.300	0.559 0.012 0.02	22		
C 2.591	3.000 0.102 0.1	18		
D 2.692	3.099 0.106 0.1	22		
e 0.838	1.041 0.033 0.04	<b>1</b> 1		
H 0.080	0.254 0.003 0.0	10		
L 0.300	0.610 0.012 0.02	24		

**TSOT-23-5 Surface Mount Package** 

#### **Richtek Technology Corporation**

Headquarter

5F, No. 20, Taiyuen Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789 Fax: (8863)5526611

### **Richtek Technology Corporation**

Taipei Office (Marketing)

8F, No. 137, Lane 235, Paochiao Road, Hsintien City Taipei County, Taiwan, R.O.C.

Tel: (8862)89191466 Fax: (8862)89191465

Email: marketing@richtek.com