

**OV9640FBG Color CMOS 1.3 MegaPixel (VarioPixel™) Concept Camera Module**

**General Description**

The OV9640FBG is a sensor on-board camera and lens module designed for mobile applications where low power consumption and small size are of utmost importance.

Proprietary sensor technology utilizes advanced algorithms to cancel Fixed Pattern Noise (FPN), eliminate smearing, and drastically reduce blooming. All required camera functions are programmable through the serial SCCB interface.

The device can be programmed to provide image output in various fully processed and encoded formats.

The OV9640FBG features the OV9640 CAMERACHIP™. Refer to the [OV9640 Datasheet](#) for chip-specific information.



**Caution: READ THIS FIRST!**  
Prior to finalizing any mechanical or electrical design for production, consult with OmniVision to confirm any final dimensional or electrical pinout data.

**Features**

- 1,270,096 pixels, SXGA/VGA format, 1/4" lens
- 9mm x 9mm x 7.29mm module size, flex cable that can be tailored for large quantities
- Flex cable connector
- 2.5V operation, low power dissipation
- Serial Camera Control Bus (SCCB) interface
- Function controls:
  - Exposure control
  - Gamma
  - Gain
  - White balance
  - Color matrix
  - Color saturation
  - Hue control
  - Windowing

**Ordering Information**

Product	Package
OV09640-FBG0 (Color, SXGA, VGA)	9mm x 9mm x 7.29mm Flex Cable


**Applications**

- Cellular and Picture Phones
- Toys
- PC Multimedia
- Digital Still Cameras

**Key Specifications**

<b>Array Size</b>		1304 x 968 (SXGA)
<b>Power Supply</b>	<b>Core</b>	1.8VDC ± 10%
	<b>Analog</b>	2.45 to 2.8 VDC
	<b>I/O</b>	2.5V to 3.3V
<b>Power Requirements</b>	<b>Active</b>	50 mW (15 fps, no I/O power)
	<b>Standby</b>	30 µW
<b>Temperature Range</b>	<b>Operation</b>	-10°C to 70°C
	<b>Stable Image</b>	0°C to 50°C
<b>Output Formats (8-bit)</b>		<ul style="list-style-type: none"> <li>• YUV/YCbCr 4:2:2</li> <li>• GRB 4:2:2</li> <li>• Raw RGB Data</li> </ul>
<b>Lens Size</b>		1/4"
<b>Maximum Image Transfer Rate</b>	<b>SXGA</b>	15 fps
	<b>VGA</b>	30 fps
	<b>QVGA, QQVGA, CIF</b>	60 fps
	<b>QCIF, QQCIF</b>	120 fps
<b>Sensitivity</b>		0.9 v/Lux-sec
<b>S/N Ratio</b>		40 dB
<b>Dynamic Range</b>		62 dB
<b>Scan Mode</b>		Progressive
<b>Max. Exposure Interval</b>		1000 x t <sub>ROW</sub>
<b>Gamma Correction</b>		Programmable
<b>Pixel Size</b>		3.18 µm x 3.18 µm
<b>Dark Current</b>		30 mV/s
<b>Well Capacity</b>		28 Ke
<b>Fixed Pattern Noise</b>		<0.03% of V <sub>PEAK-TO-PEAK</sub>
<b>Image Area</b>		4.15 mm x 3.08 mm
<b>Package Dimensions</b>		9mm x 9mm x 7.29mm

**Figure 1 OV9640FBG Pin Diagram**



## Functional Description

Figure 2 shows the functional block diagram of the OV9640FBG Camera Module. The OV9640FBG includes:

- 1/4" lens
- OV9640 CAMERACHIP image sensor
- Flex cable

Figure 2 Functional Block Diagram





Figure 3 Module Schematic



Note:

1. Connector PWDN and RESET to be connected to ground if unused.
2. AVDD is 2.5V sensor analog power.
3. DVDD is 1.8V sensor digital power.
4. DOVDD is 2.5V to 3.3V sensor digital IO power.
5. Sensor AGND and DGND to be separated and connected to a single point at pin 15 location of connector AX820145.
6. C1 to be close to sensor AVDD and AGND.
7. C2 to be close to sensor VREF2 and AGND.
8. C3 to be close to sensor DVDD and DGND.
9. C5 to be close to sensor DOVDD and DGND.
10. Y9:Y2 is module YUV and RGB 8 bit output (Y9:MSB, Y2:LSB).
11. Y9:Y0 is module RGB 10 bit output (Y9:MSB, Y0:LSB).

## Imaging Specifications

**Table 1 Sensor Image Functions**

Sensor Imaging Functions	Description
Auto Exposure	Module automatically sets correct exposure time.
Auto Exposure ON/OFF	Auto exposure can be turned off so the exposure can be set manually.
Auto White Balance (AWB)	AWB without companion processor interaction.
Auto White Balance OFF	AWB can be turned off.
Color Correction	It is possible to adjust for the color filter response of the image sensor as well as for human eye sensitivity.
Bayer Pattern Interpolation	(Mosaic or equivalent) The interpolation must be done prior to downsizing the image to avoid artifacts due to incorrect interpolation.
Electrical Illumination Flicker Elimination	Interference from 50Hz or 60Hz illumination can be suppressed with manually set frame rate divider.
Gamma Correction	Built-in 0.45/1.0
Color Space Conversion	Bayer raw RGB is converted to YCbCr/YUV color space.
Image Size Decimation	Size can be altered using the windowing registers. Quarter-format sub-sampling is also provided.
Image ON/OFF	Image ON/OFF can be controlled by register settings.
RGB Output	RGB raw data output available.
AGC Gain	Automatic Gain Control (AGC)
White Balance	Automatic White Balance

**NOTE:** OV9640FBG features the OV9640 CAMERACHIP. Refer to the [OV9640 Datasheet](#) for chip-specific information.

**Table 2 Output Specifications**

Output Image Formats	Description
Output Formats	SXGA (1280 x 960 pixels)
	VGA (640 x 480 pixels)
YUV Format	4:2:2 compliant with CCIR656
YUV Order	YUYV or UYVY
Embedded Sync Codes	Sync signals coded in with data output (CCIR656) or output separately.
Data Clipping	According to CCIR656 or no clipping.
Format in Decimation Mode	PCLK verifies whether or not there is data on every cycle.

## Pin Description

**Table 3 Pin Description**

Pin Number	Name	Pin Type	Function/Description
01	NC	–	Reserved - no connect
02	AGND	Power	Analog ground
03	SIO_D	I/O	SCCB serial interface data I/O
04	AVDD	Power	Analog power supply ( $V_{DD-A} = 2.45$ to $2.8$ VDC)
05	SIO_C	Input	SCCB serial interface clock input
06	RESET	Function (default = 0)	Clears all registers and resets them to their default values. Active high, internal pull-down resistor.
07	VSYNC	Output	Vertical sync output
08	PWDN	Function (default = 0)	Power Down Mode Selection - active high, internal pull-down resistor. 0: Normal mode 1: Power down mode
09	HREF	Output	HREF output
10	DVDD	Power	Power supply ( $V_{DD-C} = 1.8$ VDC $\pm$ 10%) for digital core logic
11	DOVDD	Power	Digital power supply ( $V_{DD-IO} = 2.5$ to $3.3$ VDC) for I/O
12	Y9	Output	Output bit[9] - MSB for 10-bit RGB and 8-bit YUV
13	XCLK1	Input	Crystal clock input
14	Y8	Output	Output bit[8]
15	DGND	Power	Digital ground
16	Y7	Output	Output bit[7]
17	PCLK	Output	Pixel clock output
18	Y6	Output	Output bit[6]
19	Y2	Output	Output bit[2] - LSB for 8-bit YUV
20	Y5	Output	Output bit[5]
21	Y3	Output	Output bit[3]
22	Y4	Output	Output bit[4]
23	Y1	Output	Output bit[1] - for 10-bit RGB only
24	Y0	Output	Output bit[0] - LSB for 10-bit RGB only

**NOTE:**

Y[9:2] for 8-bit YUV or RGB (Y9 MSB, Y2 LSB)

Y[9:0] for 10-bit RGB (Y9 MSB, Y0 LSB)

## Electrical Characteristics

**Table 4 Absolute Maximum Ratings**

<b>Ambient Storage Temperature</b>		-40°C to +95°C
<b>Supply Voltages (with respect to Ground)</b>	<b>V<sub>DD-A</sub></b>	4.5 V
	<b>V<sub>DD-C</sub></b>	3 V
	<b>V<sub>DD-IO</sub></b>	4.5 V
<b>All Input/Output Voltages (with respect to Ground)</b>		-0.3V to V <sub>DD-IO</sub> +1V
<b>Lead Temperature, Surface-mount process</b>		+230°C
<b>ESD Rating, Human Body model</b>		2000V

**NOTE:** Exceeding the Absolute Maximum ratings shown above invalidates all AC and DC electrical specifications and may result in permanent device damage.

**Table 5 DC Characteristics (0°C < T<sub>A</sub> < 70°C)**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V <sub>DD-A</sub>	DC supply voltage – Analog	–	2.45	2.5	2.8	V
V <sub>DD-C</sub>	DC supply voltage – Core	–	1.62	1.8	1.98	V
V <sub>DD-IO</sub>	DC supply voltage – I/O power	–	2.5	–	3.3	V
I <sub>DDA</sub>	Active (Operating) Current	See Note <sup>a</sup>		20		mA
I <sub>DDS-SCCB</sub>	Standby Current	See Note <sup>b</sup>		1		mA
I <sub>DDS-PWDN</sub>	Standby Current			10		µA
V <sub>IH</sub>	Input voltage HIGH	CMOS	0.7 x V <sub>DD-IO</sub>			V
V <sub>IL</sub>	Input voltage LOW				0.3 x V <sub>DD-IO</sub>	V
V <sub>OH</sub>	Output voltage HIGH	CMOS	0.9 x V <sub>DD-IO</sub>			V
V <sub>OL</sub>	Output voltage LOW				0.1 x V <sub>DD-IO</sub>	V
I <sub>OH</sub>	Output current HIGH	See Note <sup>c</sup>	8			mA
I <sub>OL</sub>	Output current LOW		15			mA
I <sub>L</sub>	Input/Output Leakage	GND to V <sub>DD-IO</sub>			± 1	µA

- a. V<sub>DD-A</sub> = 2.5V, V<sub>DD-C</sub> = 1.8V, V<sub>DD-IO</sub> = 3.0V  
 I<sub>DDA</sub> = Σ{I<sub>DD-IO</sub> + I<sub>DD-C</sub> + I<sub>DD-A</sub>}, f<sub>CLK</sub> = 24MHz at 7.5 fps YUV output, no I/O loading
- b. V<sub>DD-A</sub> = 2.5V, V<sub>DD-C</sub> = 1.8V, V<sub>DD-IO</sub> = 3.0V  
 I<sub>DDS:SCCB</sub> refers to a SCCB-initiated Standby, while I<sub>DDS:PWDN</sub> refers to a PWDN pin-initiated Standby
- c. Standard Output Loading = 25pF, 1.2KΩ

Table 6 Functional and AC Characteristics (0°C < T<sub>A</sub> < 70°C)

Symbol	Parameter	Min	Typ	Max	Unit
<b>Functional Characteristics</b>					
	A/D Differential Non-Linearity		± 1/2		LSB
	A/D Integral Non-Linearity		± 1		LSB
	AGC Range			18	dB
	Red/Blue Adjustment Range			12	dB
<b>Inputs (PWDN, CLK, RESET)</b>					
f <sub>CLK</sub>	Input Clock Frequency	10	24	48	MHz
t <sub>CLK</sub>	Input Clock Period	21	42	100	ns
t <sub>CLK:DC</sub>	Clock Duty Cycle	45	50	55	%
t <sub>S:RESET</sub>	Setting time after software/hardware reset			1	ms
t <sub>S:REG</sub>	Settling time for register change (10 frames required)			300	ms
<b>SCCB Timing (see Figure 4)</b>					
f <sub>SIO_C</sub>	Clock Frequency			400	KHz
t <sub>LOW</sub>	Clock Low Period	1.3			μs
t <sub>HIGH</sub>	Clock High Period	600			ns
t <sub>AA</sub>	SIO_C low to Data Out valid	100		900	ns
t <sub>BUF</sub>	Bus free time before new START	1.3			μs
t <sub>HD:STA</sub>	START condition Hold time	600			ns
t <sub>SU:STA</sub>	START condition Setup time	600			ns
t <sub>HD:DAT</sub>	Data-in Hold time	0			μs
t <sub>SU:DAT</sub>	Data-in Setup time	100			ns
t <sub>SU:STO</sub>	STOP condition Setup time	600			ns
t <sub>R</sub> , t <sub>F</sub>	SCCB Rise/Fall times			300	ns
t <sub>DH</sub>	Data-out Hold time	50			ns
<b>Outputs (VSYNC, HREF, PCLK, and Y[9:0]) (see Figure 5, Figure 6, Figure 7, Figure 8, Figure 10, and Figure 11)</b>					
t <sub>PDV</sub>	PCLK[↓] to Data-out Valid			5	ns
t <sub>SU</sub>	Y[9:0] Setup time	15			ns
t <sub>HD</sub>	Y[9:0] Hold time	8			ns
t <sub>PHH</sub>	PCLK[↓] to HREF[↑]	0		5	ns
t <sub>PHL</sub>	PCLK[↓] to HREF[↓]	0		5	ns
<b>AC Conditions:</b>	<ul style="list-style-type: none"> <li>• V<sub>DD</sub>: V<sub>DD-C</sub> = 1.8V, V<sub>DD-A</sub> = 2.5V, V<sub>DD-IO</sub> = 3.0V</li> <li>• Rise/Fall Times: I/O: 5ns, Maximum SCCB: 300ns, Maximum</li> <li>• Input Capacitance: 10pf</li> <li>• Output Loading: 25pF, 1.2KΩ to 3V</li> <li>• f<sub>CLK</sub>: 24MHz</li> </ul>				

## Timing Specifications

Figure 4 SCCB Timing Diagram




Figure 5 Horizontal Timing





Figure 6 SXGA Frame Timing



**NOTE:**  
 For Raw data,  $t_p$  = internal Pixel clock  
 For YUV/RGB,  $t_p$  =  $2 \times t_{PCLK}$

Figure 7 VGA Frame Timing




Figure 8 QVGA Frame Timing




Figure 9 QQVGA Frame Timing






Figure 10 CIF Frame Timing




Figure 11 QCIF Frame Timing




Figure 12 QQCIF Frame Timing




Figure 13 RGB 565 Output Timing Diagram





Figure 14 RGB 555 Output Timing Diagram



## Register Set

Table 7 provides a list and description of the Device Control registers. The device slave addresses for the OV9640FBG are 60 for write and 61 for read.

**Table 7 Device Control Register List**

Address (Hex)	Register Name	Default (Hex)	R/W	Description
00	GAIN	00	RW	AGC – Gain control gain setting • Range: [00] to [3F]
01	BLUE	80	RW	AWB – Blue channel gain setting • Range: [00] to [FF]
02	RED	80	RW	AWB – Red channel gain setting • Range: [00] to [FF]
03	VREF	4A	RW	Vertical Frame Control Bit[7:4]: Reserved Bit[3:2]: VREF end low 2 bits (high 8 bits at <a href="#">VSTOP</a> [7:0]) Bit[1:0]: VREF start low 2 bits (high 8 bits at <a href="#">VSTRT</a> [7:0])
04	COM1	00	RW	Common Control 1 Bit[7]: Reserved Bit[6]: CCIR656 format Bit[5]: QQVGA or QQCIF format. Effective only when QQVGA or QQCIF output is selected (register bit <a href="#">COM7</a> [4]) and related HREF skip mode based on format is selected (register <a href="#">COM1</a> [3:2]) Bit[4]: Reserved Bit[3:2]: HREF skip option 00: No skip 01: YUV/RGB skip every other row for YUV/RGB, skip 2 rows for every 4 rows for Raw data 1x: Skip 3 rows for every 4 rows for YUV/RGB, skip 6 rows for every 8 rows for Raw data Bit[1:0]: AEC low 2 LSB
05	BAVE	00	RW	U/B Average Level Automatically updated based on chip output format
06	GEAVE	00	RW	Y/Ge Average Level Automatically updated based on chip output format
07	RSVD	XX	–	Reserved
08	RAVE	00	RW	V/R Average Level Automatically updated based on chip output format

Table 7 Device Control Register List (Continued)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
09	COM2	01	RW	Common Control 2 Bit[7:5]: Reserved Bit[4]: Soft sleep mode Bit[3:2]: Reserved Bit[1:0]: Output Drive Capability 00: 1x 01: 2x 10: 2x 11: 4x
0A	PID	96	R	Product ID Number MSB (Read only)
0B	VER	48	R	Product ID Number LSB (Read only)
0C	COM3	00	RW	Common Control 3 Bit[7]: Reserved Bit[6]: Output data MSB and LSB swap Bit[5:4]: Reserved Bit[3]: Pin selection 1: Change RESET pin to EXPST_B (frame exposure mode timing) and change PWDN pin to FREX (frame exposure enable) Bit[2]: VarioPixel for VGA and CIF Bit[1]: Reserved Bit[0]: Single frame output (used for Frame Exposure mode only)
0D	COM4	40	RW	Common Control 4 Bit[7]: VarioPixel for QVGA, QCIF, QQVGA, and QQCIF Bit[6]: Reserved Bit[5]: Bypass analog BLC circuits Bit[4:3]: Reserved Bit[2]: Tri-state option for output clock at power-down period 0: Tri-state at this period 1: No tri-state at this period Bit[1]: Tri-state option for output data at power-down period 0: Tri-state at this period 1: No tri-state at this period Bit[0]: Reserved

**Table 7 Device Control Register List (Continued)**

Address (Hex)	Register Name	Default (Hex)	R/W	Description
0E	COM5	01	RW	<p>Common Control 5</p> <p>Bit[7]: System clock selection. If the system clock is 48 MHz, this bit should be set to high to get 15 fps for YUV or RGB</p> <p>Bit[6:5]: Reserved</p> <p>Bit[4]: Slam mode enable 0: Master mode 1: Slam mode (used for slave mode)</p> <p>Bit[3]: ADC offset manual control 0: Offset is controlled automatically 1: Register OFON[7:4] can enable ADC offset addition</p> <p>Bit[2:1]: Reserved</p> <p>Bit[0]: Exposure step can be set longer than VSYNC time 1: In Normal mode, AEC changes by 1/16 and in Fast mode, AEC changes by double</p>
0F	COM6	43	RW	<p>Common Control 6</p> <p>Bit[7]: Output of optical black line option 1: Enable HREF at optical black</p> <p>Bit[6]: BLC input selection 0: Use electrical black line as BLC signal 1: Use optical black line as BLC signal</p> <p>Bit[5]: Reserved</p> <p>Bit[4]: HREF is high from optical black line</p> <p>Bit[3]: Enable bias for ADBLC</p> <p>Bit[2]: ADBLC offset 0: Use 4-channel ADBLC 1: Use 2-channel ADBLC</p> <p>Bit[1]: Reset all timing when format changes</p> <p>Bit[0]: Enable ADBLC option</p>
10	AECH	40	RW	Exposure Value - high 8 MSB
11	CLKRC	00	RW	<p>Data Format and Internal Clock</p> <p>Bit[7]: Digital PLL option 1: Enable double clock option, meaning the maximum PCLK can be as high as input clock</p> <p>Bit[6]: Use external clock directly (no clock pre-scale available)</p> <p>Bit[5:0]: Internal clock pre-scalar  <math>F(\text{internal clock}) = F(\text{input clock}) / (\text{Bit}[5:0] + 1)</math> <ul style="list-style-type: none"> <li>Range: [0 0000] to [1 1111]</li> </ul> </p>

Table 7 Device Control Register List (Continued)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
12	COM7	00	RW	Common Control 7 Bit[7]: SCCB Register Reset 0: No change 1: Resets all registers to default values Bit[6]: Output format - VGA selection Bit[5]: Output format - CIF selection Bit[4]: Output format - QVGA selection Bit[3]: Output format - QCIF selection Bit[2]: Output format - RGB selection Bit[1]: Reserved Bit[0]: Output format - Raw RGB (COM7[2] must be set high)
13	COM8	8F	RW	Common Control 8 Bit[7]: Enable fast AGC/AEC algorithm Bit[6]: AEC - Step size limit (used only in fast condition and COM5[0] is low) 0: Fast condition change maximum step is VSYNC 1: Unlimited step size Bit[5]: Banding filter ON/OFF Bit[4]: Reserved Bit[3]: Enable AEC time can be less than 1 line option Bit[2]: AGC Enable Bit[1]: AWB Enable Bit[0]: AEC Enable
14	COM9	4A	RW	Common Control 9 Bit[7:6]: Automatic Gain Ceiling - maximum AGC value 00: 2x 01: 4x 1x: 8x Bit[5:4]: Reserved Bit[3]: Exposure timing can be less than limit of banding filter when light is too strong Bit[2]: Data format - VSYNC drop option 0: VSYNC always exists 1: VSYNC will drop when frame data drops Bit[1]: Enable drop frame when AEC step is larger than VSYNC Bit[0]: Freeze AGC/AEC

**Table 7 Device Control Register List (Continued)**

Address (Hex)	Register Name	Default (Hex)	R/W	Description
15	COM10	00	RW	Common Control 10 Bit[7]: Set pin definition 1: Set RESET to SLHS (slave mode horizontal sync) and set PWDN to SLVS (slave mode vertical sync) Bit[6]: HREF changes to HSYNC Bit[5]: PCLK output option 1: No PCLK output when HREF is low Bit[4]: PCLK reverse Bit[3]: HREF reverse Bit[2]: Reset signal end point option Bit[1]: VSYNC negative Bit[0]: HSYNC negative
16	RSVD	XX	–	Reserved
17	HSTART	24	RW	Output Format - Horizontal Frame (HREF column) start high 8-bit (low 3 bits are at HREF[2:0])
18	HSTOP	C4	RW	Output Format - Horizontal Frame (HREF column) end high 8-bit (low 3 bits are at HREF[5:3])
19	VSTRT	01	RW	Output Format - Vertical Frame (row) start high 8-bit (low 2 bits are at VREF[1:0])
1A	VSTOP	F1	RW	Output Format - Vertical Frame (row) end high 8-bit (low 2 bits are at VREF[3:2])
1B	PSHFT	00	RW	Data Format - Pixel Delay Select (delays timing of the Y[9:0] data relative to HREF in pixel units) • Range: [00] (no delay) to [FF] (256 pixel delay which accounts for whole array)
1C	MIDH	7F	R	Manufacturer ID Byte – High (Read only = 0x7F)
1D	MIDL	A2	R	Manufacturer ID Byte – Low (Read only = 0xA2)
1E	MVFP	00	RW	Mirror/VFlip Enable Bit[7:6]: Reserved Bit[5]: Mirror 0: Normal image 1: Mirror image Bit[4]: VFlip enable 1: VFlip enable Bit[3:0]: Reserved
1F	LAEC	00	RW	Exposure time of less than 1 line, the count is in pixel number
20	BOS	80	RW	B Channel ADBLC Result Bit[7]: Offset adjustment sign 0: Add offset 1: Subtract offset Bit[6:0]: Offset value of 10-bit range (high 7 bits)

Table 7 Device Control Register List (Continued)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
21	GBOS	80	RW	Gb channel ADBLC result Bit[7]: Offset adjustment sign 0: Add offset 1: Subtract offset Bit[6:0]: Offset value of 10 bit range
22	GROS	80	RW	Gr channel ADBLC result Bit[7]: Offset adjustment sign 0: Add offset 1: Subtract offset Bit[6:0]: Offset value of 10 bit range
23	ROS	80	RW	R channel ADBLC result Bit[7]: Offset adjustment sign 0: Add offset 1: Subtract offset Bit[6:0]: Offset value of 10 bit range
24	AEW	78	RW	AGC/AEC - Stable Operating Region (Upper Limit)
25	AEB	68	RW	AGC/AEC - Stable Operating Region (Lower Limit)
26	VPT	D4	RW	AGC/AEC Fast Mode Operating Region Bit[7:4]: Upper limit of 4 MSB Bit[3:0]: Lower limit of 4 LSB
27	BBIAS	80	RW	B Channel Signal Output Bias (effective only when COM6[0] = 1) Bit[7]: Bias adjustment sign 0: Add bias 1: Subtract bias Bit[6:0]: Bias value of 10 bit range
28	GbBIAS	80	RW	Gb Channel Signal Output Bias (effective only when COM6[0] = 1) Bit[7]: Bias adjustment sign 0: Add bias 1: Subtract bias Bit[6:0]: Bias value of 10 bit range
29	RSVD	XX	-	Reserved
2A	EXHCH	00	RW	Dummy Pixel Insert MSB Bit[7:4]: 4 MSB for dummy pixel insert in horizontal direction Bit[3:2]: HSYNC falling edge delay 2 MSB Bit[1:0]: HSYNC rising edge delay 2 MSB
2B	EXHCL	00	RW	Dummy Pixel Insert LSB 8 LSB for dummy pixel insert in horizontal direction
2C	RBIAS	80	RW	R Channel Signal Output Bias (effective only when COM6[0] = 1) Bit[7]: Bias adjustment sign 0: Add bias 1: Subtract bias Bit[6:0]: Bias value of 10 bit range



**Table 7 Device Control Register List (Continued)**

Address (Hex)	Register Name	Default (Hex)	R/W	Description
2D	ADVFL	00	RW	LSB of insert dummy lines in vertical direction (1 bit equals 1 line)
2E	ADVFH	00	RW	MSB of insert dummy lines in vertical direction
2F	YAVE	00	RW	Y/G Channel Average Value
30	HSYST	08	RW	HSYNC Rising Edge Delay (low 8 bits)
31	HSYEN	30	RW	HSYNC Falling Edge Delay (low 8 bits)
32	HREF	A4	RW	HREF Control Bit[7:6]: HREF edge offset to data output Bit[5:3]: HREF end 3 LSB (high 8 MSB at register <a href="#">HSTOP</a> ) Bit[2:0]: HREF start 3 LSB (high 8 MSB at register <a href="#">HSTART</a> )
33	CHLF	00	RW	Array Current Control Bit[7:0]: Reserved
34	ARBLM	03	RW	Array Reference Control Bit[7]: Soft reset option for array Bit[6:4]: Anti-blooming reference voltage control Bit[3:0]: Reserved
35	RSVD	XX	–	Reserved
36	RSVD	XX	–	Reserved
37	ADC	04	RW	ADC Control Bit[7:4]: Reserved Bit[3]: ADC range adjustment 0: 1x range 1: 1.5x range Bit[2:0]: ADC range adjustment 000: 0.8x 100: 1x 111: 1.2x
38	ACOM	12	RW	ADC and Analog Common Mode Control Bit[7]: 2x gain for analog Bit[6:4]: Reserved Bit[3:2]: ADC offset positive to make output greater than zero Bit[1:0]: Reserved
39	OFON	00	RW	ADC Offset Control Bit[7:4]: Enable Gb, Gr, B, R channel ADC offset addition (effective only when <a href="#">COM5[3]</a> = 1) Bit[3:0]: Reserved

Table 7 Device Control Register List (Continued)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
3A	TSLB	0C	RW	Line Buffer Test Option Bit[7:5]: Reserved Bit[4]: UV output value 1: Use fixed UV value set in registers <a href="#">MANU</a> and <a href="#">MANV</a> as UV output instead of chip output Bit[3]: Output sequence is Y U Y V instead of U Y V Y Bit[2]: Output sequence is Y V Y U instead of Y U Y V Bit[1:0]: Reserved
3B	COM11	80	RW	Common Control 11 Bit[7]: Night mode option 1: Frame rate will adjust based on COM11[6:5] before AGC gain increases more than 2. Also, <a href="#">ADVFL</a> and <a href="#">ADVFL</a> will be automatically updated. Bit[6:5]: Night mode insert frame option 00: Normal frame rate 01: 1/2 frame rate 10: 1/4 frame rate 11: 1/8 frame rate Bit[4:3]: Average calculation window option 00: Use full frame 01: Use half frame 10: Use quarter frame 11: Use lower two-thirds Bit[2:1]: Reserved Bit[0]: Manual banding filter mode
3C	COM12	40	RW	Common Control 12 Bit[7]: HREF option 0: No HREF when VREF is low 1: Always has HREF Bit[6:3]: Reserved Bit[2]: Enable YUV average Bit[1:0]: Reserved
3D	COM13	99	RW	Common Control 13 Bit[7:6]: Gamma selection for signal 00: No gamma function 01: Gamma used for Y channel only 10: Gamma used for Raw data before interpolation 11: Not allowed Bit[5]: RGB average enable Bit[4]: Enable color matrix for RGB or YUV Bit[3]: Enable Y channel delay option Bit[2:0]: Output Y/UV delay

**Table 7 Device Control Register List (Continued)**

Address (Hex)	Register Name	Default (Hex)	R/W	Description
3E	COM14	0E	RW	Common Control 14 Bit[7:2]: Reserved Bit[1]: Enable edge enhancement for YUV output (effective only for YUV/RGB, no use for Raw data) Bit[0]: Edge enhancement option 1: Double edge enhancement factor
3F	EDGE	88	RW	Edge Enhancement Adjustment Bit[7:4]: Edge enhancement threshold Bit[3:0]: Edge enhancement factor
40	COM15	C0	RW	Common Control 15 Bit[7:6]: Data format - output full range enable 00: Output range: [00] to [FF] 01: Output range: [01] to [FE] 1x: Output range: [10] to [F0] Bit[5:4]: RGB 555/565 option (must set COM7[2] high) x0: Normal RGB output 01: RGB 565 11: RGB 555 Bit[3:0]: Reserved
41	COM16	00	RW	Common Control 16 Bit[7:2]: Reserved Bit[1]: Color matrix coefficient double option Bit[0]: RB average option for interpolation
42	COM17	08	RW	Common Control 17 Bit[7]: B channel pre-gain Bit[6]: R channel pre-gain Bit[5:3]: Reserved Bit[2]: Select single frame out Bit[1]: Tri-state output Bit[0]: AGC maximum gain 16x
43-4E	RSVD	XX	-	Reserved
4F	MTX1	58	RW	Matrix Coefficient 1
50	MTX2	48	RW	Matrix Coefficient 2
51	MTX3	10	RW	Matrix Coefficient 3
52	MTX4	28	RW	Matrix Coefficient 4
53	MTX5	48	RW	Matrix Coefficient 5
54	MTX6	70	RW	Matrix Coefficient 6
55	MTX7	40	RW	Matrix Coefficient 7
56	MTX8	40	RW	Matrix Coefficient 8
57	MTX9	40	RW	Matrix Coefficient 9

Table 7 Device Control Register List (Continued)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
58	MTXS	0F	RW	Matrix Coefficient Sign for coefficient 9 to 2 0: Plus 1: Minus
59-61	RSVD	XX	–	Reserved
62	LCC1	00	RW	Lens Correction Option 1
63	LCC2	00	RW	Lens Correction Option 2
64	LCC3	10	RW	Lens Correction Option 3
65	LCC4	80	RW	Lens Correction Option 4
66	LCC5	00	RW	Lens Correction Option Bit[7:4]: Reserved Bit[3:1]: Lens correction parameter output Bit[0]: Lens correction enable
67	MANU	80	RW	Manual U Value (effective only when register <a href="#">TSLB[4]</a> is high)
68	MANV	80	RW	Manual V Value (effective only when register <a href="#">TSLB[4]</a> is high)
69	HV	00	RW	Manual Banding Filter MSB Bit[7:3]: Reserved Bit[2:1]: MSB of manual banding filter Bit[0]: Matrix coefficient 1 sign
6A	MBD	00	RW	LSB Manual Banding Filter Value (effective only when <a href="#">COM11[0]</a> is high).
6B	DBLV	3A	RW	Band Gap Reference Adjustment Bit[7:4]: Reserved Bit[3:0]: Band gap reference adjustment
6C-7B	GSP	XX	RW	Gamma curve
7C-8A	GST	XX	RW	Gamma curve
<b>NOTE:</b> All other registers are factory-reserved. Please contact OmniVision Technologies for reference register settings.				



## Mechanical Specifications

**Table 8 Mechanical Dimensions**

Parameter	Specification	Comments
Sensor	5.00 mm x 5.39 mm	CMOS in housing
Lens	Glass/Plastic	
Connection Type	24 x 0.5 mm	Flex cable
Housing	9 mm x 9 mm x 7.29 mm	Excluding mushroom

## Connector Information

The OV9640FBG uses a 24-pin, 0.5 mm pitch flex cable connector. [Table 9](#) shows a listing of some recommended connectors.

**Table 9 Recommended Connectors**

Manufacturer	Part No.	Description
Molex	52437-2427	0.5 FPC connector, ZIF for SMT, R/A (bottom contact)

## Optical Specifications

**Table 10 Optical Specifications**

Parameter	Specification	Comments
Lens Elements	Glass/Plastic Hybrid	4-element (aspheric) fixed focus
Viewing Angle	57.3° diagonal	
Focal Length	4.65 mm	
F Number	2.8	
Focus Range	30 cm $\rightarrow$ $\infty$	
Filter	IR cut	Coating
Mount Description	M8 x 0.35P	
TV Distortion	-0.82%	
Focus Adjustment	Fixed	60 cm $\rightarrow$ $\infty$

## Handling Precautions

---

**WARNING: READ THIS FIRST!**

**Prior to handling any OmniVision flex camera module, read the following precautions.**

---

- DO NOT try to open the unit enclosure as there is no user-serviceable component inside.
- To prevent damage to the camera module by electrostatic discharge, handle the camera module ONLY after discharging ALL static electricity from yourself and ensuring a static-free environment for the camera module.
- DO NOT touch the top surface of the lens.
- DO NOT press down on the lens.
- DO NOT try to focus the lens.
- DO NOT put the camera module in a dusty environment.
- To reduce the risk of electrical shock and damage to the camera module, turn OFF the power before connect and disconnect the camera module.
- DO NOT bend the flex cable in a sharp angle.
- DO NOT twist the flex cable.
- DO NOT peel the flex cable when you install and uninstall the camera module.
- DO NOT drop the camera module more than 60 cm onto any hard surface.
- To prevent fire or shock hazard, DO NOT expose camera module to rain or moisture.
- DO NOT expose camera module to direct sunlight.
- DO NOT put camera module in a high temperature environment.
- DO NOT use liquid or aerosol cleaners to clean the lens.
- DO NOT make any changes or modifications to camera module.
- DO NOT subject camera module to strong electromagnetic field.
- DO NOT subject the camera module to excessive vibration or shock.

**Note:**

- *All information shown herein is current as of the revision and publication date. Please refer to the OmniVision web site (<http://www.ovt.com>) to obtain the current versions of all documentation.*
- *OmniVision Technologies, Inc. reserves the right to make changes to their products or to discontinue any product or service without further notice (It is advisable to obtain current product documentation prior to placing orders).*
- *Reproduction of information in OmniVision product documentation and specifications is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. In such cases, OmniVision is not responsible or liable for any information reproduced.*
- *This document is provided with no warranties whatsoever, including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification or sample. Furthermore, OmniVision Technologies Inc. disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this document. No license, expressed or implied, by estoppels or otherwise, to any intellectual property rights is granted herein.*
- *'OmniVision', 'CameraChip' are trademarks of OmniVision Technologies, Inc. All other trade, product or service names referenced in this release may be trademarks or registered trademarks of their respective holders. Third-party brands, names, and trademarks are the property of their respective owners.*

***For further information, please feel free to contact OmniVision at [info@ovt.com](mailto:info@ovt.com).***

**OmniVision Technologies, Inc.  
1341 Orleans Drive  
Sunnyvale, CA USA  
(408) 542-3000**